









native Mu USB 3.2 Gen 2 Type-C host ports == 1

/VBUS; TI rates the HD3SS6126 high-bandwidth path up to 10Gbps.


fault USB current; branch-switch and port FAULT outputs share Mu USB_OC#.

```
FE = PSON AND MU_12V_PG; suspend or a failed Mu rail removes VBUS.
```



with trackpad, fan, audio, radios, and maker power; simultaneous-load validation/load shedding is mandatory.





host, default—current advertisement; TCP0 is HDMI-A on sheet 6.



host, default-current advertisement; TCP0 is HDMI-A on sheet 6.







power inputs: three CH224A PD sink controllers ==

24A directly: CFG1=56k autonomously requests 15V without EC firmware.

the 6.06~6.36V AON UVLO and boots the EC: a 5V-only source leaves the laptop off.

rent: LTC4417 validates, prioritizes, and reverse-isolates the three adapters.

D+/D- stay open because the selected source can change after arbitration.

ink input 1: CH224A requests 15V and reports PDO current ==

== U14 LTC4417IGN: qualified, prioritized selection of the three negotiated 15V inputs ==




















CH224A D+/D- are NC; 100R--damped muxed I2S reports PDO current.

ink input 2: CH224A requests 15V and reports PDO current ==

CH224A D+/D- are NC; 100R--damped muxed I2S reports PDO current.

ink input 3: CH224A requests 15V and reports PDO current ==

CH224A D+/D- are NC; 100R--damped muxed I2S reports PDO current.



Q15-Q20 are common-source back-to-back pairs, so inactive adapters are reverse-isolated instead of diode-DRed.

EN/SHDN use LTC4417 internal pull-ups; HYS is grounded; VALID1/2/3 have external 10k pull-ups to always-on MCU_3V3.

U720-U722 enforce 3A current limits and default off; EC validates CH224A PDO current before enabling exactly one path.

C737 provides low-ESR hold-up through LTC4417 break-before-make adapter switching.

Sheet: /Power Inputs/
File: 05_power_inputs.kicad_sch

Title:

Size: A2

Date:

Rev:

KiCad E.D.A. 10.0.4

Id: 13/15

rt USB hub, playback/record codec, microphone, and stereo BTL amplifier ==

multi-TT hub. Port 1 is the existing radio codec; port 2 is the PCM2900C system codec.

le. TP52052B implements host-controlled VBUS and individual overcurrent feedback.

ed 5V audio branch and downstream USB power ==





TR: self-powered, strap-configured, both ports non-removable ==

stem USB playback/record codec; TI Figure 38 bus-powered core ==







RTJR, 12dB gain, TI single-ended input and EMI networks ==

100R L DAC output LPF filter








100R R DAC output LPF filter



10u s
100u 10V poly



== Pop-safe amplifier enable: PCM2900 operational AND EC permission ==






1
e Gigabit Ethernet on LattePanda Mu default HSI06 ==

Panda's DFR1142 Mu carrier reference: HSI06, REFCLK4, CLKREQ4, and PLT_RST.


• In-line mid-mount RJ45 with integrated magnetics; no external transformer is required.

surface; AC capacitors belong at the transmitting endpoint ==

== Four 100-ohm MDI pairs, low-capacitance ESD, and integrated-magnetics RJ45 ==



2pF legs implement the qualified 8pF load including about 2pF stray ==



== Connector shield / aluminum chassis interface ==



Pcie device, place C500–C503 beside U500 per the Mu guide and route over an uninterrupted reference plane.

J502 immediately behind J500, avoid stubs, and do not route digital signals under the magnetics.

1.30mm; PCB/panel plane is 2.03mm behind the front face; panel opening 17.98 x 9.69mm.

common and confirm LED copper lands on one physical JXD1 sample before ordering the motherboard.

through-hole mid-mount RJ45 support and whether J500 is manual/post-reflow insertion.

M indication, not a generic link LED. Verify both jack LEDs at 10/100/1000 on hardware.