HW#0 Simulation of a HW-SW Platform



Chun-Jen Tsai NYCU 09/15/2023

Homework Goal

- ☐ In this homework, you will learn how to simulate a HW-SW system using a waveform simulator
- □ You must know how to trace the execution of a program (Dhrystone) at circuit level
 - Based on your analysis using HW-SW co-simulation, you must optimize the standard library to speed up the program
 - This lab only involves software optimization, no hardware modification is necessary
- ☐ This homework is just for practice, there is no deadline

Target Technology of the Aquila SoC

- □ Here, we use the Aquila processor without the I/Dcaches and external DRAM
 - The RTL model of the processor is written in Verilog
 - The model contains 30 files, 10,000+ lines of code
 - Full-system simulation is possible with waveform simulator
- □ Toolchains used for HW-SW system development:
 - HW: Xilinx Vivado 2023.1 for FPGA circuit design & simulation
 - SW: RISC-V 32-bit GCC 12.2.0


Introduction to AMD/Xilinx EDA Tools

- □ Vivado (for HW design only)
 - Support traditional HW design flow using Verilog or VHDL
 - Includes circuit synthesizer, simulator, and embedded logic analyzer
- □ Vitis (for both HW/SW design)
 - Software IDE (only for ARM and Microblaze processors)
 - High-Level Synthesis (HLS) HW design using C/C++
 - Support Xilinx FPGA & Al chips
 - Rely on Vivado for FPGA HW implementation


Installation of Vivado Design Suite

- ☐ You can download the installer for Windows or Linux:
 - https://www.xilinx.com/support/download.html
 - Download & install "Vivado ML Edition 2023.1"
 - MacOS is not supported by AMD/Xilinx!
- ☐ The installation requires 50+ GiB of disk space, depending on the FPGA devices you selected
 - You must register a free Xilinx account before installation
 - Please install the Vivado standard version
 - For this course, we only need Artix-7 FPGA support


Vivado Installation Guide (1/3)



Vivado Installation Guide (2/3)



Vivado Installation Guide (3/3)



Installation of Arty Board Definitions

- ☐ Install the Arty board file:
 - Go to https://github.com/Digilent/vivado-boards, download the directory arty-a7-100/*



- Make a directory Digilent/ under <INST_DIR>/Vivado/2023.1/ data/xhub/boards/XilinxBoardStore/boards/
- Put arty-a7-100/* under Digilent/

^{† &}lt;INST_DIR> is the directory of your Vivado installation.

Creation of an Aquila SoC Workspace

- □ Download aquila build.zip from E3
 - It contains a TCL script that generates the Aquila workspace

```
aquila_build/ -+- src/
|
+-- build.tcl
```

□ Unzip the package to a local directory, type the following command under a Windows command prompt:

```
C:\<INST_DIR>\Vivado\2023.1\bin\vivado.bat -mode batch -source build.tcl
```

Or, if you use Linux, under bash prompt:

```
<INST_DIR>/Vivado/2023.1/bin/vivado -mode batch -source build.tcl
```


The generated workspace will be in ./aquila mpd/.

Open the Workspace

- □ Under Windows, just double-click the file aquila_mpd.xpr
- □ Under Linux bash, you can type the command:

<INST_DIR>/Vivado/2023.1/bin/vivado aquila_mpd.xpr

Overview of the Aquila Workspace



Installation of the SW Toolchain

- □ You can build the latest GCC under Linux (or WSL[†]):
 - First, clone the source of the compiler:

\$ git clone https://github.com/riscv-collab/riscv-gnu-toolchain.git

Build the Newlib version with the configuration parameters:

\$./configure --prefix=/opt/riscv --with-arch=rv32ima_zicsr_zifencei --with-abi=ilp32 \$ sudo make -j16

After installation, you should set the shell variables:

\$ export PATH=\$PATH:/opt/riscv/bin \$ export RISCV=/opt/riscv

[†] If you use Windows, you can install WSL to use the toolchain.

Sample Software

☐ The sample software source tree for HW#0:

□ Download aquila_sw.tgz from E3. Unpack the file under your Linux system. You can build the software by simply typing "make" in each source directory.

Please read and understand the Makefile!

Runtime Memory MAP

□ A typical runtime memory map:

Code (text) section

Data section (with initial values)

BSS section (Uninitialized data area)

Heap area

Stack section

These sections do not have to occupy contiguous memory areas.

The POSIX *.elf executable file format allows a non-contiguous memory layout.

The system program, loader, will parse and load the program into the correct memory areas.

□ A liner script (*.ld) can be used to control the memory layout of an executable file

Linker Script Example

 $sta\overline{ck} top = .;$

 $}$ > \overline{da} ta ra \overline{m}

□ For the initial RAM image, the linker script is as follows:

```
stack size = 0x800;
  heap \overline{\text{size}} = 0 \times 5000;
 _heap_start = stack top + heap size;
MEMORY
    code ram (rx!rw) : ORIGIN = 0x00000000, LENGTH = 0x5000
    data ram (rw!x) : ORIGIN = 0x00005000, LENGTH = 0x4000
ENTRY (crt0)
SECTIONS
    .text:
        libelibc.a(.text)
        *(.text)
    } > code ram
    .data :
        *(.data)
        *(.bss)
        *(.rodata*)
    } > data ram
    .stack : ALIGN(0x10)
         . += stack size;
```

The compiler will read the linker script and generate machine codes accordingly.


Program Binary File Formats

- □ We use two different program binary file formats:
 - ★ .mem used for the initialization of the on-chip memory
 - *.elf the standard UNIX Executable and Linkable Format
- □ To load and run an ELF file, the on-chip memory must be initialized with the uartboot.mem.
 - uartboot will do the following things
 - Print an prompt in the terminal window
 - Asks you to transfer an * .elf program from the host PC through the UART on to the Arty FPGA board for execution
 - Put the ELF file sections into the proper memory areas


Simulation Using Vivado Simulator

- ☐ In Aquila workspace, there are two top-level modules:
 - soc top.v for circuit synthesis
 - soc_tb.v for circuit simulation
- ☐ In simulation mode, the UART controller, uart.v, reads an ELF file from disk and "simulates" the transfer of the file from the UART input port
 - The ELF file path/name is defined in aquila_config.h

Run Behavioral Simulation




Vivado Simulator Window



On Simulation of printf()

- □ Note that the testbench and uart.v also support the simulation of output from the C library printf()
 - At circuit level, printf() sends ASCIIs to the uart module
 - In simulation mode, the uart module will sent the ASCIIs to the "Tcl Console" of Vivado
- ☐ There is a trap in uart.v such that when the ASCII code 0x03 is printed, the simulation will terminate

Simulated Results



Tracing the Execution of a Function

- □ One of the reasons that the DMIPS of Aquila is a bit low because the C library (elibc) is not optimized!
- □ For example, you can trace the execution of the strcpy() at circuit level, and analyze why the processor cannot execute the function efficiently
 - The dhry.map tells you the start address of the function
 - strcpy() begins at 0×00002110 in my build (gcc 12.2.0),
 - In the simulator, search for the code address 0x2110, and start tracing the waveform
 - pay attention to the stall cycles for load/store instruction execution

Cross-Referencing the Assembly

- ☐ After making the dhry.elf program, there is a text file, dhry.objdump, that contains the assembly code of the program
 - This file is helpful for you to analyze the waveform
- □ To understand the assembly code, you need to know:
 - The instruction set architecture (ISA)
 - The Application Binary Interface (ABI) of the CPU

Sample Assembly Code

☐ The assembly code of dhry.objdump:

```
dhry.elf:
                     file format elf32-littleriscv
      Disassembly of section .text:
Aquila execution
begins here!
      00001378 <crt0>:
          1378:
                                          add
                                                   sp, sp, -16
                        ff010113
          137c:
                        00112623
                                                   ra, 12 (sp)
                                          SW
          1380:
                        0000a2b7
                                          lui
                                                   t0,0xa
          1384:
                                                   sp, 332(t0) # a14c <sp store>
                        1422a623
                                          SW
          1388:
                        0000a2b7
                                                   t0,0xa
                                          luji
          138c:
                                                   sp,240(t0) # a0f0 <stack top>
                        0f02a103
                                          lw
                                                   5138 <main>
          1390:
                        5a9030ef
                                          ial
          1394:
                        0000a2b7
                                          lui
                                                   t0,0xa
          1398:
                        14c2a103
                                          lw
                                                   sp,332(t0) # a14c <sp store>
          139c:
                        00c12083
                                          lw
                                                   ra, 12 (sp)
          13a0:
                                                   sp, sp, 16
                        01010113
                                          add
          13a4:
                        00008067
                                          ret
      000013a8 <getchar>:
          13a8:
                        ff010113
                                          add
                                                   sp, sp, -16
          13ac:
                        00112623
                                                   ra, 12 (sp)
                                          SW
```

5/27

Dhrystone Benchmarks Issues

- ☐ There is no perfect benchmarks. For Dhrystone, it's much less than perfect[†]:
 - Too many fixed-length string operations (strcpy() and strcmp())
 - Code/data size too small to test cache performance
 - Dirty compilers that optimize for Dhrystone can achieve extra 50% higher DIMPS numbers
 - Did not take into account architecture features (e.g., RISC, VLIW, SIMD, and superscalar)
 - Code patterns do not reflect modern applications
 (Big Question: is CPU critical for modern applications?)

Your Homework

- ☐ Get familiar with the behavior simulation of a complex HW-SW system
- □ Rewrite strcpy() and strcmp(), see if you can increase the DMIPS/MHz performance
 - A useful reference is the *Bit Twiddling Hacks*[†] from Stanford
 - You can also study other optimized standard C libraries, such as Newlib, to see how others do it
 - Don't forget to use the simulator to analyze and compare the execution of your optimized code against the original code