HW#5 Domain-Specific Accelerator



Chun-Jen Tsai NYCU 12/08/2023


Homework Goal

- □ In this homework, you must integrate a domain-specific accelerator (DSA) to Aquila to improve the speed of an MLP neural network
- □ Your tasks:
 - Add a vector floating-point HW IP by Xilinx into the Aquila SoC
 - Use the IP to accelerate the computing speed of a neural network application
- □ You should upload report & code to E3 by 1/5, 17:00.

Neural Network as Computers

□ All computing systems are used to compute functions:


$$f: R^m \to R^n$$



- □ In 1957, Kolmogorov proved that any continuous function can be decomposed into (2m+1)+n different R^m
 - $\rightarrow R$ linear functions

Basic Neural Network Components


 □ W. McCulloch and W. Pitts proposed a computing element, threshold logic, for Artificial Neural Network (ANN) in 1943:



[†] W. McCulloch and W. Pitts, "A Logical Calculus of Ideas Immanent in Nervous Activity". Bulletin of Mathematical Biophysics. **5** (4), 1943, pp. 115–133.

A Universal Neural Network

□ By A. N. Kolmogorov, a continuous function $f: \mathbb{R}^m \to \mathbb{R}^n$ can be computed using 3 layers of perceptrons



■ The "program" of a neural network is in the form of neural link weights, $\{w_{ij}\}$

Hand-Written Character Recognition

- ☐ In this homework, we will use a multi-layer perceptrons (MLP) for hand-written character recognition
 - The MLP has 3 layers with 784, 48, 10 neurons in each layer
- ☐ The neural network weights (i.e. the program) is trained by the MNIST dataset:
 - Each image has 28×28 pixels


MLP Layer Design for MNIST Data

- □ Since the MLP has 1D input layer, we must convert 2D image input to 1D input:
 - Using the scanline order to do the conversion: $R^{28\times28} \rightarrow R^{784\times1}$
 - Therefore, we need 784 input neurons
- ☐ The output layer shows the "likelihood" of each digits
 - A reasonable choice is to use 10 output neurons
 - The maximal neuron gives us the most likely digit in the image
- ☐ The # of hidden layer neurons is a tough choice
 - A tradeoff between accuracy and complexity
 - Can be chosen by trial-and-err[†]

[†] To train a model with format that can be used in this HW, check out: https://github.com/AdamYuan/SimpleNN.


The HW/SW for HW#5

- ☐ You should download from E3 the HW workspace, aquila_sdcard.zip and the MLP program, ocr.tgz.
- ☐ The source tree of the ocr program:




The HW Workspace for HW#5

□ We have added an AXI SPIO controller for SD card:



AXI Quad SPI Controller

□ Double-click the IP opens the parameter box:



Instantiation of the IP in Aquila

□ Instantiation of the SPI Controller:

```
SPI controller
   This controller connects to the PMOD microSD module in
   the JD connector of the Arty A7-100T.
axi quad spi 0 SD Card Controller (
    // Interface ports to the Aguila SoC.
    .s axi aclk(clk),
    .s axi aresetn(~rst),
    .s axi awaddr (axi awaddr),
                                   // master signals write addr/ctrl valid.
    .s axi awvalid (axi awvalid),
    .s axi awready (axi awready),
                                   // slave ready to fetch write address.
    .s axi wdata(axi wdata),
                                   // write data to the slave.
                                   // byte select signal for write operation.
    .s axi wstrb(axi wstrb),
    .s axi wvalid(axi wvalid),
                                   // master signals write data is valid.
    .s axi wready (axi wready),
                                    // slave ready to accept the write data.
    .s axi araddr (axi araddr),
    .s axi arready (axi arready),
                                   // slave ready to fetch read address.
    .s axi arvalid(axi arvalid),
                                   // master signals read addr/ctrl valid.
    .s axi bready (axi bready),
                                   // master is ready to accept the response.
    .s axi bresp(axi bresp),
                                   // reponse code from the slave.
    .s axi bvalid(axi bvalid),
                                   // slave has sent the respond signal.
    .s axi rdata(axi rdata),
                                   // read data from the slave.
    .s axi rready (axi rready),
                                   // master is ready to accept the read data.
    .s axi rresp(axi rresp),
                                  // slave sent read response.
    .s axi rvalid (axi rvalid),
                                  // slave signals read data ready.
    // Interface ports to the SD Card.
    .ext spi clk(clk),
    .io0 o(spi mosi),
    .io1 i(spi miso),
    .sck o(spi sck),
    .ss \overline{o} (spi \overline{s}s)
```

The Aquila Device Interface

- □ The Aquila core uses a simple memory-mapped I/O interface to talk to the external devices
 - A bridge is required for it to talk to the AXI SPI controller

```
aquila_top Aquila_SoC
(
    .clk_i(clk), .rst_i(rst), .base_addr_i(32'b0),

// External instruction memory ports.
    .M_IMEM_strobe_o(IMEM_strobe),
    ...
.M_IMEM_data_i(IMEM_data),

// External data memory ports.
.M_DMEM_strobe_o(DMEM_strobe),
...
.M_DMEM_data_i(DMEM_rd_data),

// I/O device ports.
.M_DEVICE_strobe_o(dev_strobe), // Issue read/write requests.
.M_DEVICE_addr_o(dev_addr), // Target device address.
.M_DEVICE_addr_o(dev_we), // Read or write?
.M_DEVICE_byte_enable_o(dev_be), // Byte-select signal.
.M_DEVICE_data_o(dev_din), // Data input to the device.
.M_DEVICE_data_ready_i(dev_ready), // Is device ready?
.M_DEVICE_data_i(dev_dout) // Data output from the device.
);
```

Bridging the IP Interface

- Most IPs in the Xilinx IP Catalog use the AXI bus interfaces to communicate with other IPs:
 - AXI
 - Full bus: enable both burst and single-beat data transfer
 - Lite bus: enable single-beat data transfer
 - AXI Stream: enable burst-only data transfer
- □ We must convert the Aquila interface bus signals to the AXI bus signals for IP integration
 - The module core2axi_if.v is used for Aquila to connect to any IP that supports AXI Lite bus interface.

Running the OCR Program

- 1. First, copy the data files to SD card
- 2. Insert the SD card into the SD card daughter card
- 3. Insert the daughter card into the socket JD on Arty
- 4. Then, build the software ocr.elf by typing "make"
- 5. Synthesize the Aquila SoC and configure the FPGA
- 6. Load and run ocr.elf

Output of the OCR Program

□ The OCR program does hand-written digits recognition:


```
Copyright (c) 2019-2023, EISL@NYCU, Hsinchu, Taiwan.
The Aquila SoC is ready.
Waiting for an ELF file to be sent from the UART ...
Program entry point at 0x80001EFC, size = 0x9414.
(1) Reading the test images, labels, and neural weights.
It took 5255 msec to read files from the SD card.
(2) Perform the hand-written digits recognition test.
Here, we use a 3-layer 784-48-10 MLP neural network model.
Begin computing ... tested 100 images. The accuracy is 85.00%
It took 21904 msec to perform the test.
Program exit with a status code 0
Press <reset> on the FPGA board to reboot the cpu ...
```

Key Hotspot of the Program

□ In neuronet.c, the: function neuronet eval:


```
int neuronet eval(NeuroNet *nn, float *images)
    // Forward computations
    neuron idx = n\bar{n}->n neurons[0];
    for (\overline{layer} idx = 1; layer idx < nn->total layers; layer idx++)
        for (idx = 0; idx < nn->n neurons[layer idx]; idx++, neuron idx++)
             // 'p weight' points to the first forward weight of a layer.
             p weight = nn->forward weights[neuron idx];
             \overline{in}ner product = 0.0;
            // Loop over all forward-connected neural links.
             p neuron = nn->previous neurons[neuron idx];
             \overline{for} (int jdx = \overline{0}; jdx < \overline{nn} ->n neurons[Tayer idx-1]; jdx++)
                 inner product += (*p neuron++) * (*p weight++);
             inner product += *(p weight); // The last weight is the bias.
             nn->neurons[neuron idx] = relu(inner product);
                               Inner product of two floating-point vectors!
    return max idx;
```

Inner-Product IP in Xilinx IP Catalog




How to Add and IP into Aquila SoC

□ Simply double-clicking the IP to add it to the workspace:



Configure the IP

□ Double-clicking the IP, a pop-up dialog will show:



AXI Floating-Point IP Interface


☐ The IP is designed to handle a sequence of floating-


point operations

☐ Two signaling modes:

Non-blocking uses strobing

Blocking uses hand-shaking






Result stream

20/22

Interface between Aquila and HW FP

- ☐ You can design a data feeder module between the Aquila and the AXI FP:
 - On the Aquila-side, use memcpy() to copy the vectors into the input buffer, and read the final value from the output buffer
 - One the AXI FP side, use AXI4-stream bus to send in/read out the data



Comments on the Homework

- ☐ The key point of this homework is to learn how to integrate an AXI accelerator to speed up computations
- □ For the accelerated system, the bottleneck is in the feeding of data streams to the AXI FP IP
 - You should measure the time spent on data feeding, and the time spent for computations, respectively
- □ You only need to write a detail report for this HW; there will be no demo
- ☐ You still need to upload your code to E3
 - TA will build and make sure your code actually runs