

XIP-1 Presentation: Transformers on Drones

State of the Art ML on Lightweight Devices

Agenda

1

Problem

the deep
learning gap

2

Solution

optimizing
implementations

3

Process

realizing
the dream

4

Impacts

the future is
now


1

Problem

the deep learning gap



Modern machine learning relies on enormous data and compute.



by conservative estimates, **GPT-3** used

153599846

books worth of data



40 lifetimes

worth of thinking by energy expended

ML is Impactful on Edge Devices




Personal Electronics

powerful but private personal assistants



Robotic Devices

from disaster response to autonomous vehicles



Internet of Things

smart homes and smart cities



none of these devices can leverage state of the art models

2

Solution

optimizing implementations

Constraints



Hard Memory Limit

IoT devices have up to tens of MB of memory and up to a few GB of swap, severely limiting the maximum model complexity.



Soft Inference Time

The faster the better for real-time IoT tasks, meaning the tens of seconds needed for SoTA inference is unacceptable.


Optimization Methodologies

Model Distillation

Teach a smaller model using a larger one

Weight Quantization

Approximate weights with less granularity




Architecture Search

Optimize model shape for hardware

Hardware Acceleration

Design custom hardware around existing models

Why so slow?



Development Trade Off

PyTorch


TensorFlow

python™



SystemVerilog

VHDL




flexible

efficient




historically, edge-level hardware solutions are

500x faster



Project Methodology



3

Process

realizing the dream

Project Methodology



Stage 2

Implement GPT-2
using low-level
NumPy



Stage 4

Generate hardware
description using HLS



Stage 1

Learn about
hardware efficient
transformers

Stage 3

Rewrite impl in
C-style High
Level Synthesis

Stage 5

Deploy code to
FPGAs on drones

Challenge: Transformers

HAT: Hardware-Aware Tra
Efficient Natural Languag

Hanrui Wang¹, Zhanghao Wu¹, Zhijian Li¹,
Chuang Gan², Song Li¹
¹Massachusetts Institute of Technology,
² {hanrui, zhwu, zhijian, hancai, ligeng, chuang}@mit.edu

Abstract

Transformers are ubiquitous in Natural Language Processing (NLP) tasks, but they are difficult to be deployed on hardware due to the intensive computation. To enable low-latency inference on resource-constrained hardware platforms, we propose to design Hardware-Aware Transformers (HAT) with neural architecture search. We first construct a large design space with arbitrary encoder-decoder attention and heterogeneous layers. Then we train a *SuperTransformer* that covers all candidates in the design space, and efficiently produces many *SubTransformers* with weight sharing. Finally, we perform an evolutionary search with a hardware latency constraint to find a specialized *SubTransformer* dedicated to run fast on the target hardware. Extensive experiments on four machine translation tasks demonstrate that HAT can discover efficient







Figure 1: Framework for searching Hardware-Aware Transformers. We first train a SuperTransformer that contains numerous sub-networks, then conduct an evolutionary search with hardware latency feedback to find

Attention







Challenge: Transformers



The GPT-2 Model



Coding GPT-2 in Vanilla Python



```

def self_attention(attn, x):
    # Adds the mask so decoder cannot see values after current word
    def mask(x):
        new_mat = x
        for i in range(seq_len):
            for j in range(i+1, seq_len):
                new_mat[i, j] = -math.inf
        return new_mat

    assert(x.shape == (config['size']['emb_dim'], seq_len))

    adim = config['size']['emb_dim'] // config['size']['attn_heads']

    norm_x = layernorm(x, attn['ln1_w'], attn['ln1_b'])

    # NTFS: new memory initialized
    at = attn['attn_w'].dot(norm_x) + attn['attn_b']
    gq, gk, gv = np.vsplit(at, 3)

    for hdi in range(12):#range(config['size']['attn_heads']):      # NTFS: loop can be parallelized
        bq, bk, bv = gq[hdi*adim:(hdi+1)*adim], gk[hdi*adim:(hdi+1)*adim], gv[hdi*adim:(hdi+1)*adim]
        scalars = bk.T.dot(bq) / np.sqrt(adim)
        scalars = np.transpose(casually_masked_softmax(np.transpose(scalars)))
        gq[hdi*adim:(hdi+1)*adim] = bv.dot(scalars)

    return attn['proj_w'].dot(gq) + attn['proj_b'] + x

```

Coding GPT-2 in C

$$\begin{matrix} & \begin{matrix} 1 & 2 & \dots & n \end{matrix} \\ \begin{matrix} 1 \\ 2 \\ 3 \\ \vdots \\ m \end{matrix} & \left[\begin{matrix} a_{11} & a_{12} & \dots & a_{1n} \\ a_{21} & a_{22} & \dots & a_{2n} \\ a_{31} & a_{32} & \dots & a_{3n} \\ \vdots & \vdots & \vdots & \vdots \\ a_{m1} & a_{m2} & \dots & a_{mn} \end{matrix} \right] \end{matrix}$$



```
/// MATRIX FUNCTIONS
struct Matrix {
    val_t *_data;
    dim_t _rows;
    dim_t _cols;
    bool rowmajor;
};

void matrix_construct(struct Matrix *m, dim_t rows, dim_t cols, val_t data[]) {
    // m should already be declared and allocated
    // assert(sizeof(data) == rows*cols*sizeof(val_t)); // not actually, bc data has decayed into ptr
    m->_data = data;
    m->_rows = rows;
    m->_cols = cols;
    m->rowmajor = true;
}

val_t get(struct Matrix *m, dim_t row, dim_t col) {
    if (m->rowmajor) return m->_data[row * m->_cols + col];
    else             return m->_data[col * m->_rows + row];
}

void set(struct Matrix *m, dim_t row, dim_t col, val_t val) {
    if (m->rowmajor) m->_data[row * m->_cols + col] = val;
    else             m->_data[col * m->_rows + row] = val;
}
```

```
struct Matrix * self_attention(struct Matrix *m, struct Matrix * ln_w, struct Matrix * ln_b, struct Matrix *attn_w, struct Matrix *attn_b) {
    val_t adm = m->_rows / heads;
    // attn weights/biases
    aux_m = add_biases(matrix_dot(attn_w, m, aux_m), attn_b);
    /*aux_m = pointwise_relu(aux_m);
    m = add_biases(matrix_dot(proj_w, aux_m, m), proj_b);*/

    for(int h = 0; h < heads; h++){
        //split into key/query/val
        for(int i = 0; i < adm; i++){
            for(int j = 0; j < m->_cols; j++){
                set(query, i, j, get(aux_m, adm*h + i, j));
            }
        }
        for(int i = 0; i < adm; i++){
            for(int j = 0; j < m->_cols; j++){
                set(key, i, j, get(aux_m, i+m->_rows+adm*h, j));
            }
        }
        for(int i = 0; i < adm; i++){
            for(int j = 0; j < m->_cols; j++){
                set(value, i, j, get(aux_m, i+2*m->_rows+adm*h, j));
            }
        }

        //matrix_print(query);
        //matrix_print(key);

        key = matrix_transpose(key);

        aux_attn_m = matrix_dot(key, query, aux_attn_m);

        key = matrix_transpose(key);
        //printf("aux attn m \n");
    }
}
```

High Level Synthesis

```
struct Matrix * self_attention(struct Matrix *m, struct Matrix * ln_w, st
m = layer_norm(m, ln_w, ln_b);

val_t adim = m->_rows / heads;
// attn weights/biases
aux_m = add_biases(matrix_dot(attn_w, m, aux_m), attn_b);
/*aux_m = pointwise_relu(aux_m);
m = add_biases(matrix_dot(proj_w, aux_m, m), proj_b);*/

for(int h = 0; h < heads; h++){
    //split into key/query/val
    for(int i = 0; i < adim; i++){
        for(int j = 0; j < m->_cols; j++){
            set(query, i, j, get(aux_m, adim*h + i, j));
        }
    }
    for(int i = 0; i < adim; i++){
        for(int j = 0; j < m->_cols; j++){
            set(key, i, j, get(aux_m, i+m->_rows+adim*h, j));
        }
    }
    for(int i = 0; i < adim; i++){
        for(int j = 0; j < m->_cols; j++){
            set(value, i, j, get(aux_m, i+2*m->_rows+adim*h, j));
        }
    }
}



//matrix_print(query);
//matrix_print(key);

key = matrix_transpose(key);

aux_attn_m = matrix_dot(key, query, aux_attn_m);


key = matrix_transpose(key);
//nrnprintf("aux attn m \n");


```



Challenge: Hardware

- No dynamic memory allocation
- No syscalls
- Arbitrary precision
- Hardware messiness



Re-coding GPT-2 in C

```
/// MATRIX FUNCTIONS
struct Matrix {
    val_t *_data;
    dim_t _rows;
    dim_t _cols;
    bool rowmajor;
};

void matrix_construct(struct Matrix *m, dim_t rows, dim_t cols, val_t data[]) {
    // m should already be declared and allocated
    // assert(sizeof(data) == rows*cols*sizeof(val_t)); // not actually, bc data has decayed into ptr
    m->_data = data;
    m->_rows = rows;
    m->_cols = cols;
    m->rowmajor = true;
}





val_t get(struct Matrix *m, dim_t row, dim_t col) {
    if (m->rowmajor) return m->_data[row * m->_cols + col];
    else             return m->_data[col * m->_rows + row];
}


void set(struct Matrix *m, dim_t row, dim_t col, val_t val) {
    if (m->rowmajor) m->_data[row * m->_cols + col] = val;
    else             m->_data[col * m->_rows + row] = val;
}
```



```
val_t get(val_t *dat, int rowmajor, dim_t rows, dim_t cols, dim_t row, dim_t col) {
    if (rowmajor) return dat[row * cols + col];
    else         return dat[col * rows + row];
}

void set(val_t *dat, int rowmajor, dim_t rows, dim_t cols, dim_t row, dim_t col, val_t val) {
    if (rowmajor) dat[row * cols + col] = val;
    else         dat[col * rows + row] = val;
}
```





HAT: Hardware-Aware Transformers for Efficient Natural Language Processing

Wang¹, Zhanghao Wu¹, Zhijian Liu¹, Han Cai¹, Ligeng Zhu¹,
 Chuang Gan², Song Han¹
 Massachusetts Institute of Technology, ²MIT-IBM Watson AI Lab
 {wuhui, zhijian, hancai, ligeng, chuangg, songhan}@mit.edu

Abstract

biquitous in Natural Language Processing (NLP) tasks, but they are limited on hardware due to the computation cost. To enable low-latency and resource-constrained hardware to pose to design Hardware-aware Transformers (HAT) with neural architecture search. We first construct a large diversity encoder-decoder architecture with heterogeneous layers. Then we propose a search space that covers all candidate space, and efficiently search for the best Transformer with weight sharing. Finally, we perform an evolutionary search to find the hardware latency constraint to SubTransformer dedicated




Figure 1: Framework for searching Hardware-Aware



```

row /= div
return ret

def layernorm(x: np.ndarray, w: np.ndarray, b: np.ndarray):
    x = np.transpose(x)
    assert(x.shape == (seq_len, config['size']['emb_dim']))
    sums = x.sum(axis=1)

    means = sums/x.shape[1]
    stdsq = x.std(axis=1).reshape(11,1)
    stdsq = np.square(stdsq)
    means = means.reshape(11,1)
    x = (x-means)/np.sqrt(stdsq+1e-5)
    x = w*x+b

    return np.transpose(x)
    assert(x.shape == (config['size']['emb_dim'], seq_len))

    adm = config['size']['emb_dim'] // config['size']['attn_heads']

    norm_x = layernorm(x, attn['ln1_w'], attn['ln1_b'])

    # NTFS: new memory initialized
    at = attn['attn_w'].dot(norm_x) + attn['attn_b']
    gq, gk, gv = np.vsplit(at, 3)

    for hdi in range(12):#range(config['size']['attn_heads']):
        bq, bk, bv = gq[hdi*adm:(hdi+1)*adm], gk[hdi*adm:(hdi+1)*adm], gv[hdi*adm:(hdi+1)*adm]
        scalars = bk.T.dot(bq) / np.sqrt(adim)
        scalars = np.transpose(casually_masked_softmax(np.transpose(scalars)))
        gq[hdi*adm:(hdi+1)*adm] = bv.dot(scalars)

    return attn['proj_w'].dot(gq) + attn['proj_b'] + x


```

4

Impacts

the future is now

Impacts



Drones + Robots

Disaster response robots must react quickly to novel situations and survive days on one charge.




Always-on Devices

Mobile assistants activation triggers like "Hey, Siri" are primarily limited by power consumption.



Self-driving Cars


The range and comfort of self-driving cars can be significantly improved through hardware optimization.



Datacenters

Google's 2015 TPU v1 increased inference throughput by 71X while using 25% less power, by accelerating large matrix multiplication alone.

Future Directions



Model Architectures

GPT-2 was chosen for simplicity, but application-specific architectures exist.



Application Constraints

Depending on the final application, circuits can be optimized for speed or efficiency.



Joint Evolution

Coevolution of model and hardware architectures will open new doors.

Special Thanks To



EIC Lab @ Rice
X-Camp Internship Program

Thanks

Please reach out with any questions!

CREDITS: This presentation template was created by **Slidesgo**,
including icons by **Flaticon**, and infographics & images by **Freepik**

