## Lab 1: Implementation of the ARCCOS Function

The ARCCOS circuit takes an 8-bit unsigned value X and a clock signal as the inputs. The output ANGLE is a 10-bit unsigned value computed from 10\*arccos(X/256) using an approximation based on the Taylor series expansion of the function. The VHDL description is shown below in Figure 1.

```
□|--
|-- entity name: g44_ARCCOS
   3
              -- Version 1.0
-- Authors: William Zhang and Qin Xuan Xu
-- Date: March ??, 2023 (enter the date of the latest edit to the file)
library ieee; -- allows use of the std_logic_vector type
use ieee.std_logic_1164.all;
use ieee.numeric_std.all; -- needed since you are using unsigned numbers
  4
5
  6
7
8
           entity g44_ARCCOS is
Eport ( X : in std_logic_vector(7 downto 0);
| CLOCK : in std_logic;
-ANGLE : out std_logic_vector(9 downto 0));
end g44_ARCCOS;
          Barchitecture arch of g44_ARCCOS is
signal X2: unsigned(15 downto 0);
signal P1: unsigned(31 downto 0);
signal S1: unsigned(8 downto 0);
signal P2: unsigned(24 downto 0);
signal S2: unsigned(10 downto 0);
signal P3: unsigned(18 downto 0);
           ⊟begin
           process(CLOCK)
                      begin
if rising_edge(CLOCK) then
projumed(X) * uns
                        38
39
                       end process;
               end arch;
```

Figure 1: VHDL description of the ARCCOS circuit

The circuit is first tested using three specific inputs: 128, 0 and 181. The VHDL code for this test bench was given in the assignment handout. The simulation results are shown in Figure 2.




Figure 2: Simulation results of the first test

The following table compares the results of this test with the actual values. We can see that the values are fairly close.

Input X (decimal)	Result (decimal)	Expected Value (decimal)
80 (128)	259 (601)	258 (600)
0 (0)	384 (900)	384 (900)
B5 (181)	1C7 (455)	1C2 (450)

The circuit is then tested with inputs ranging from 0 to 255, which represents all the possible values that an 8-bit unsigned integer can be. The VHDL code for this test bench is shown in Figure 3.

```
23
24
25
               -- Simulation tool : ModelSim-Altera (VHDL)
26
27
             LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all;
28
29
30
          □ ENTITY g44_ARCCOS_vhd_tst IS

LEND g44_ARCCOS_vhd_tst;
□ ARCHITECTURE g44_ARCCOS_arch OF g44_ARCCOS_vhd_tst IS
32
33
         □ARCHITECTURE g44_ARCCOS_arch of g44_ARCCOS_vI
□-- constants
-- signals
SIGNAL ANGLE: STD_LOGIC_VECTOR(9 DOWNTO 0);
SIGNAL CLOCK: STD_LOGIC:= '0';
SIGNAL X: STD_LOGIC_VECTOR(7 DOWNTO 0);
□COMPONENT g44_ARCCOS
□ PORT(
ANGLE: OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
CLOCK: IN STD_LOGIC;
X: IN STD_LOGIC;
X: IN STD_LOGIC_VECTOR(7 DOWNTO 0)
- );
-END COMPONENT;
BEGIN
35
36
37
39
40
41
42
43
             BEGIN

i1 : g44_ARCCOS


PORT MAP (

-- list connections between master ports and signals
46
47
48
                     ANGLE => ANGLE,
CLOCK => CLOCK,
50
51
                     X => X
);
52
53
54
55
56
57
          dalways: PROCESS
during -- optional sensitivity list
58
59
                -- variable declarations
60
                                  -- code executes for every event on sensitivity list
for i in 0 to 255 loop
   X <= std_logic_vector(to_unsigned(i,8));
   wait for 8 ns;</pre>
61
62
63
                                  end loop;
65
66
67
             WAIT;
END PROCESS always;
68
69
70
71
72
73
74
           □clock2: PROCESS
             BEGIN
                                   wait for 4 ns;
                                  CLOCK <= not CLOCK;
75
76
77
           -END PROCESS Clock2;
END g44_ARCCOS_arch;
```

Figure 3: Testbench for the ARCCOS circuit

The simulation results for the first 500 ns of this test are shown in Figure 4.

Group 44: Qin Xuan Xu (261053393), William Zhang (260975150)






Figure 4: Simulation results for the second test

The following table compares the results of this test with the actual values. We can see that the values are fairly close for smaller values of X, and this difference gets bigger as X gets larger.

Input X (decimal)	Result (decimal)	Expected Value (decimal)
1	384 (900)	384 (900)
80 (128)	259 (601)	258 (600)
B5 (181)	1C7 (455)	1C2 (450)
E6 (230)	127 (295)	104 (260)

Figure 5 shows the content of the sdc file that was used. We found that the clock period of 4 passes the timing analysis.



Figure 5: Content of g44\_ARCCOS.sdc

## Group 44: Qin Xuan Xu (261053393), William Zhang (260975150)

The following values of the timing analysis were reported.

Requested Fmax = 250 MHz
Fast 1100mV 0C Model Hold Slack Value = 0.232
Slow 1100 mV 85C Model Setup Slack Value = 0.469
Slow 1100 mV 85C Model Fmax = 283.21 MHz
"No paths fail setup timing."
The worst-case slack is 0.426 ns.
Logic utilization: 14/32070

