

SOEN 422  
Embedded Systems

Section MM

Computer Science and Software Engineering (CSSE)  
Fall 2025

Presented to:  
Dr. Hakim Mellah

Authored by:  
Massimo Caruso (40263285)

Due: Friday, November 21, 2025

<b>1. Hardware Setup.....</b>	<b>3</b>
<b>2. Completed Tasks.....</b>	<b>5</b>
<b>3. Pending Tasks.....</b>	<b>7</b>
<b>4. Conclusion and Next Steps.....</b>	<b>8</b>

# 1. Hardware Setup

## Potentiometer (The Door Sensor):

- Left Pin → 3.3V
- Right Pin → GND
- Middle Pin (Wiper) → **GPIO 34** (ADC1\_CH6)

— Note: ESP32 ADC2 pins conflict with WiFi/LoRa, so we use ADC1 pins like 34.


## Servo (The Lock):

- Red Wire → 5V (VIN)
- Black Wire → GND
- Yellow Wire (Signal) → **GPIO 15**

## Infrared Sensor (The Motion Detector):

- VCC → 3.3V
- GND → GND
- OUT/Data → **GPIO 12**

# Cirkit Designer



## 2. Completed Tasks

These tasks represent the critical foundation of the project and are fully implemented in the current code structure (.h and .cpp files in the include and src directories).

Task Category	Task Description	Status	Rationale
<b>Hardware Integration</b>	<b>Environment Setup (PIO/VS Code)</b>	Complete	Modular C++ environment configured and compiled.
<b>Hardware Integration</b>	<b>Modular Sensor Interface (sensors.h/.cpp)</b>	Complete	Created clean, isolated functions for reading <b>Potentiometer (ADC)</b> and <b>IR Sensor (GPIO)</b> data.
<b>Hardware Integration</b>	<b>Modular Actuator Interface (actuators.h/.cpp)</b>	Complete	Created clean, isolated functions for controlling the <b>Servo Motor (PWM)</b> lock mechanism.
<b>Core Logic</b>	<b>Finite State Machine (FSM) Architecture</b>	Complete	Defined the four core states (ARMED, DISARMED, ALARM_MOTION, ALARM_TAMPER) and the transition logic.
<b>Core Logic</b>	<b>Tamper/Forced Entry Detection Logic</b>	Complete	Implemented the core algorithm that checks the difference between initialDoorPosition and current position to detect tampering.

<b>Core Logic</b>	<b>FSM Orchestration (main.cpp)</b>	Complete	The main file is successfully decoupled and acts purely as an orchestrator, meeting high standards for code modularity.
-------------------	-----------------------------------------	----------	-------------------------------------------------------------------------------------------------------------------------

### 3. Pending Tasks

These tasks build upon the completed foundation and represent the remaining two-thirds of the project effort.

Task Category	Task Description	Status	Dependencies
Communication	Implement <b>LoRa Network Stack</b>	Pending	FSM is ready to call the transmission function.
Communication	Implement <b>Application-Layer AES-128 Encryption</b>	Pending	LoRa Stack, Data Payload formatting.
Security	Implement <b>Hash-based Message Authentication Code (HMAC)</b>	Pending	AES Encryption, LoRa Packet structure.
Security	Implement <b>Bluetooth 2FA Challenge/Response Protocol</b>	Pending	FSM state handling for disarming.
Resilience/Forensics	Implement <b>MicroSD Card Black Box Logging (SPI)</b>	Pending	FSM alarm events, SPI library integration.
Resilience/Forensics	Implement <b>Watchdog Timer (WDT) for Availability</b>	Pending	FSM integration point (setup and periodic reset).

## 4. Conclusion and Next Steps

I have successfully implemented the entire physical integration and the core logical Finite State Machine (FSM) architecture. The next phase will focus entirely on implementing the specialized security and communication protocols (LoRa, AES, and HMAC) as proposed.