
(Noek-8 Cse 260 Lab Assignment - 5 Name: Ms Rodry Tahmid Sec:09 TD: 20101021 Ans: 1) Name of the Experiment ? Design and Implementation of 4-bit Parallel Binary Adder To implement addition and Subtraction together: (2) Objective: 1. B1 x0P Co, B2 x0P Co, B3 x0P C and B4 x0P Co. 2. Connect output from step 1 to the input of 7483 Ics B inputs. 3. Keep C. common for all steps. 4. Give Co=0 to perform addition, Co=1, to perform subtraction. (3) Required Components and Equipments: → TC 7486 (x08) L> IC 7483 (4 bit parallel adder): Ly XOR gater, AND gates, OR gates (Logic Grates) 4> Inputs (using logic state) Ly LEDS (Blue and other colors) L> Power Source. (Ground)







Figure 2: Full Adder Circuit



Full Adder = 2 Half Adders + 1 OR Gate.

## (5) Results in Tabular Form

Truth Table of Half Adder: (>(2bit)

×	41	C	3
0	0	0	0
02	1	0	1
1	0	0	1
1	1	1	0

$$C = XY$$

$$S = X'Y + XY' = X \oplus Y$$

Truth Table of Full Adder (3 bit) :

T		Y	2	C	S	
	0	0	0	0	0	
	0	0	1	0	1	
	0	1	0	0	1	
	0	1	1	1	0	1
	11	0	0	0	1	- 1
	11	0	1	1	0	
	1	1	0	1	0	
	1	1	1	1	1	

$$\Rightarrow C = 5(x \oplus A) + x A$$

$$= 5(xA + xAA) + xA(3A + xA5)$$

$$\Rightarrow C = xA5 + xA5 + xA5$$

$$= \times \oplus (\wedge \oplus 5),$$

6 Discussion:


More that than 2 bits cannot be done in Italf adder circuit.

Cue need Full adder circuit, zero is added in a in the 1st column to fully do it with Full adder circuit.

Full Adder = 2 Half Adders + 1 OR Gate

~ continuation.

In 4 bit Parall adder, 4 full adders are



4 bit Binary Parallel Subtractor uses

NOT gate Conly for subtraction) X - Y = (+X) + (-Y)S not gate

\$ In 4 bit Binary Parallel Adder / Subtractor, Que use XOR gate as it produces invert output of one operand when the other operand is equal to 1

×	Y	Output
1	0	1 (inverse of 4)
1	1	
0 1	1	1 (invert of Y)
0	0	

(<del>ven</del>

When  $C_1 = O$  (Adder)

when C, = 1 (Subtractor)