

Week-8

Cse260

Lab Assignment - 5

pg no: ①

Name: Ms Rohy Tahmid

Sec: 09

ID: 20101021

Ans:

① Name of the Experiment:

Design and Implementation of 4-bit Parallel Binary Adder

② Objective:

To implement addition and subtraction together:

1.  $B_1 \text{ xor } C_0$ ,  $B_2 \text{ xor } C_0$ ,  $B_3 \text{ xor } C$  and  $B_4 \text{ xor } C_0$ .
2. Connect output from step 1 to the input of 7483 ICs B inputs.
3. Keep  $C_0$  common for all steps.
4. Give  $C_0 = 0$  to perform addition,  $C_0 = 1$  to perform subtraction.

③ Required Components and Equipments:

↳ IC 7486 (XOR)

↳ IC 7483 (4 bit parallel adder);

↳ XOR gates, AND gates, OR gates (Logic Gates)

↳ Inputs (using logic state)

↳ LEDs (Blue and other colors)

↳ Power Source. (Ground)

④ Experimental Setup :

Figure 1 : Half Adder Circuit





Figure 2 : Full Adder Circuit



Full Adder = 2 Half Adders + 1 OR Gate.

## ⑤ Results in Tabular Form

Truth Table of Half Adder:  
(2 bit)

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$C = XY$$

$$S = X'Y + XY' = X \oplus Y$$

Truth Table of Full Adder (3 bit) :

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$C = X'YZ + XY'Z + XYZ' + XYZ$$

$$= Z(X'Y + XY') + XY(Z' + Z)$$

$$\Rightarrow C = Z(X \oplus Y) + XY$$

⑤ → Continuation.

④

$$S = X'Y'Z + X'YZ' + XY'Z + XYZ$$

$$= X'(Y'Z + YZ') + X(Y'Z' + YZ)$$

$$= X'(\underbrace{Y \oplus Z}_A) + X(\underbrace{Y \oplus Z}_A)'$$

$$= X'A + XA' \quad \rightarrow \text{substitution}$$

$$= X \oplus A$$

$$= X \oplus (Y \oplus Z)$$

$$\Rightarrow \boxed{S = X \oplus Y \oplus Z}$$

⑥ Discussion:

More ~~that~~ than 2 bits cannot be done in Half adder circuit.

For extra carry,

$$\begin{array}{r} \textcircled{1} \rightarrow c_1 = 0. \\ 11 \\ 11 \\ \hline 0 \end{array}$$


We need Full adder circuit, zero is added in the 1st column to fully do it with full adder circuit.

Full Adder = 2 Half Adders + 1 OR Gate



⑩ → continuation.

In 4 bit Parallel adder, 4 full adders are used



4 bit Binary Parallel Subtractor uses NOT gate (only for subtraction)

$$X - Y = (+X) + (-Y)$$

↳ not gate

In 4bit Binary Parallel Adder/Subtractor, we use XOR gate as it produces invert output of one operand when the other operand is equal to 1.

X	Y	Output
1	0	1
1	1	0 (invert of Y)
0	1	1 (invert of Y)
0	0	0

(10) → Cont.

(6)

Given

When  $C_1 = 0$  (Adder)

When  $C_1 = 1$  (Subtractor)