

Lab Assignment - 3

Name: Ms Rodry Tahmid  
Sec: 09  
ID: 20101021

Ans:

① Name of the Experiment:  
Parity Generator and Checker

② Objective:

- To design and implement an Even parity Generator and Even parity checker using XOR gates (IC - 7486).

③ Required Components and Equipments.


- offline {
1. AT-700 Portable Analog / Digital Laboratory.
  2. 7400 x 3.

- 
1. Logic Gates (XOR gates) mainly)
  2. Inputs (using logic state)
  3. LEDs (Blue and other colors)
  4. Power Source.


Ans no:

# ④ Experimental Setup:

## Even Parity generator



## Even Parity Checker



Ans no:

(5) Results in Tabular form:

Even Parity generators outputs :-

	$D_3$	$D_2$	$D_1$	$D_0$	$P \rightarrow (\text{output})$
(a)	0	1	1	1	1
(b)	1	0	0	1	0
(c)	0	0	0	0	0
(d)	0	1	0	0	1

Even Parity checkers outputs :-

$P$	$D_3$	$D_2$	$D_1$	$D_0$	Error $\rightarrow (\text{output})$
0	1	0	1	0	0
1	1	1	1	0	0
1	1	1	1	1	1
1	0	0	0	0	1

Ans no:

(4)

# ⑥ Discussions (Explanation of the results):

Sender	P	Receiver	Error
0110 ↑	0	0111 ↑	

0111 1 → 0111 1  
 ↳ to make even 1s  
 ↳ if matches error = 0.  
 0 → no error

0	1	0	1	<span style="border: 1px solid black; padding: 2px;">0</span>
S	R	E	} XOR	
0	0	0		
0	1	1		
1	0	1		
1	1	0		

0111 0  
1 ↳ if doesn't match error = 1.  
 1 → 1 error

• Even Parity generator takes inputs and generates a parity.  
 If even number of 1s, parity = 0, otherwise parity = 1, to make even number of 1s.

• At the receiver end, even parity checker checks the received parity from the sender with the parity generated again by the similar circuit. All of this is done using XOR gates.

## Drawbacks - (Two)

Sender Receiver

① 0111 0101 1 error, but cannot say where the error is.

② 0101 0 1111 0 0 error, but actually there is error  
 (1 bit change can be detected, but not more than 1).