

4. Power Source.

Logic Gates (AND gate, NOT gate, OR gate, XOR gate, XNDR gate, NAND gates NOR gate).



Scanned with CamScanne



B Results (Truth Table) and Discussions:

Results (Truth Table):

Input 1 A	Inpul 2 B	Output
0	0	0
0	1	1
1	0	1
1	1	0

5) Discussion:

> Dontinuation.

. What is the Boolean Equation for the output?

> 1st NAND Gate:

(A.B)

2nd NAND Grate:

(A. (A.B)')

3rd NAND Grate:

(B. (BA.B))

Y/ Output:

((A. (A.B)')'. (B. (A.B)')')

· Simplify the Boolean equation

→ ((A.(A.B)')'. (B.(A.B)')')'

= ((A. (A'+B')

 $= ((A \cdot (A' + B'))' \cdot (B \cdot (A' + B'))')'$

 $= ((AA' + AB')' \cdot (BA' + BB')')'$

= $((0 + AB')' \cdot (A'B + 0)')'$

$$= ((AB')' \cdot (A'B)')'$$

$$= ((A' + (B')')' \cdot ((A')' + B')')'$$

$$= ((A')'(B)') \cdot A'(B')'$$

$$= (AB' \cdot A'B)'$$

$$= (AA' \cdot B'B)'$$

$$= (0.0)$$

((A. (A.B))). (B. (A.B)))) (x', y')' (x')' + (y')' $= (A \cdot (AB)') + (B(AB)')$ = x + 5 = A.(A'+B') + B(A'+B')(24) = x'+y' = (AA' + AB') + (BA' + BB')2. (x+2) = (xy)+(x.2) = (0+AB')+(BA'+0) xx' = 0 = AB' + B.A' $-\chi + \chi' = 1$ = A (B) The circuit's function is identical to a single gate. Chrite down the name of that gate. => The name of that gate is xor. The truth table from the simulation, matches that with xor truth table. Also, the function and diagram of the circuit is identical to xor gate-