CSE460: VLSI Design

Name- Ms Rodsy Tahmid ID- 20101021 Section- 07

Lab Assignment 5

General guidelines

Draw the circuit using the appropriate tool as taught in the lab and rectify all design errors (if

any), submit the full screen screenshots of the design file and the simulation file **with proper discussion.**

Problem:

Derive the Boolean logic expression from the following K-Map and implement the logic function


using CMOS technology. You may use blocks/sub-circuits made using CMOS technology but

cannot use readily available logic gates.

∖AB				
CD	00	01	11	10
00	1	0	1	1
01	1	d	d	0
11	d	d	1	0
10	1	1	0	1

Answer:


Lab Assignment - 05




Minterm
Sop
Sun of Product
Minimization
I changing
included


2°, 2′, 2², 2³


ignore
d 3 no definite







3 3-input CMOS AND gate, Y= AB.C









DSCH2 Design:



DSCH2 Simulation:



DSCH2 Timing Diagram:



Discussion:

Here, in the Timing Diagram, in1 = A, in2 = B, in3 = C, in4 = D and out1 = Y (or the output).