

# CSE 460: VLSI Design

## Lab Experiment 2: Blocking and Non-blocking Statements in Verilog

---



Inspiring Excellence


# Concurrent Statements

In any HDL, concurrent statement means the code may include a number of statements and each represent a part of the circuit.

## What concurrent means:

Concurrent is used because the statements are considered in parallel and the ordering of statements in the code doesn't matter.

```
module full_add(S, Cout, A, B, Cin);  
  // This module implements a 1-bit full adder  
  input A, B, Cin;  
  output S, Cout;  
  
  assign S = A ^ B ^ Cin;  
  assign Cout = (A & B) | (Cin & (A ^ B));  
endmodule
```



# Procedural Statements

- These statements are inside **always @()** block.
- **The If-else statement:**
  - If **expression1** is True then the **statement1** is evaluated.
  - If not , then the compiler will consider other expressions.
  - The else if and else clauses are optional.
  - When multiple statements are involved, they have to be included inside a begin-end block

```
always @(*)  
    if(expression1)  
        begin  
            statement1;  
        end  
    else if(expression2)  
        begin  
            statement2;  
        end  
    else  
        begin  
            statement3;  
        end  
end
```

# Procedural Statements

- The case statement

- The bits in *expression* are called the *controlling expression*.
- *Controlling expression* are checked for a match with each alternative.
- The first successful match causes the associated statements to be evaluated.
- Default case evaluates only when no other alternative matches.

```
case (expression)
  alternative1: begin
                statement;
                end
  alternative2: begin
                statement;
                end
  [default:   begin
                statement;
                end]
endcase
```



# wire vs reg

---

- Nets

- Nets represent connections between hardware elements. Nets are continuously driven by the outputs of the devices they are connected to.
- Nets are declared with the keyword **wire**. A net is assigned the value z by default.

- Registers

- In verilog register means a variable that can hold a value. Unlike net, a register doesn't need a driver.
- Registers are declared with the keyword **reg**. The default value of a *reg* data type is x.

```
wire a, b; // wire declaration
reg clock; // register declaration
```

# wire vs reg

---

## When to use which?

- If a signal needs to be assigned inside an **always block**, it must be declared as a **reg**.
- If a signal is assigned using a **continuous** assignment statement, it must be declared as a **wire**.
- By **default**, module input and output ports are **wires**; if any output ports are assigned in an *always* block, they must be explicitly declared as **reg**: ***output reg <signal name>***

## How to know if a net represents a register or a wire?

- A *wire* net always represents a combinational link
- A *reg* net represents a wire if it is assigned in an ***always @ (\*)*** block
- A *reg* net represents a register if it is assigned in an ***always @ (posedge/negedge clock)*** block


# Procedural Statements

---

- 2 to 1 Mux:

When  $s=0$ ,  $f = w[0]$


When  $s=1$ ,  $f = w[1]$



# Procedural Statements

The If-else statement:

```
module mux2to1(w, S, f);  
  input S;  
  input [1:0]w;  
  output reg f;  
  
  always @(w, S) // always @(*)  
  begin  
    if(S == 0)  
      f = w[0];  
    else  
      f = w[1];  
  end  
endmodule
```





# Procedural Statements

- This is the code of 2 to 1 Mux using case statement.
- The mux can have two possible outputs because “s” is only 1 bit.
- Which is why the case statement has two alternatives.
- We could have included a default case because “s” can also have values of “x” and “z”. But we will learn about them soon.
- We can also use “1” as alternative instead of “1'b0”.
- If a statement in an alternative has multiple line it must be included in Begin-end block.

```
1 module mux2to1(w,s,f);
2
3   input [1:0]w;
4   input s;
5   output reg f;
6
7
8   always @(w or s)
9   =   case(s)
10      1'b0: f=w[0];
11      1'b1: f=w[1];
12   endcase
13
14 endmodule
```



# Procedural Statements


- 4 to 1 Mux:

When  $s=00$ ,  $f = w[0]$

When  $s=01$ ,  $f = w[1]$

When  $s=10$ ,  $f = w[2]$

When  $s=11$ ,  $f = w[3]$



# Procedural Statements


```
1 module mux4to1(w,s,f);
2
3   input [3:0]w;
4   input [1:0]s;
5   output reg f;
6
7   always @(w,s)
8   =   case(s)
9       0: f=w[0];
10      1: f=w[1];
11      2: f=w[2];
12      3: f=w[3];
13      default: f=1'bx;
14   endcase
15 endmodule
```

S	00	01	10	11
f	W[0]	W[1]	W[2]	W[3]

# Procedural Statements

- 4 to 2 encoder (one-hot encoding):

Inputs				Outputs	
w[3]	w[2]	w[1]	w[0]	y[1]	y[0]
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



# Procedural Statements

- 4 to 2 priority encoder:

When multiple input lines are active high at the same time, the output is generated by the the input with the highest priority.

**For  $3 > 2 > 1 > 0$  priority:**

w[3]	w[2]	w[1]	w[0]	y[1]	y[0]
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	x	0	1
0	1	x	x	1	0
1	x	x	x	1	1

# Procedural Statements

- In the “case” statement , controlling bits can also have value of “x” and “z”.
- The values of “x” and “z” are also checked for exact match with the same values in the controlling expressions.
- The “case<sub>x</sub>” statement treats both “x” and “z” as don’t cares.
- That means when they are present as input , code won’t check for their alternatives.
- In the right there is a Verilog code of priority encoder with 4 bit input “w” and output “y”.
- The first alternative “1xxx” specifies that if w[3] has the value of 1 , then the other inputs are treated as don’t cares and so the output is set to “y=3”

```
1 module prioenc(w,y);
2
3   input [3:0]w;
4   output reg[1:0]y;
5   |
6   always @(w)
7   =   casex (w)
8       4'b1xxx: y=3;
9       4'b01xx: y=2;
10      4'b001x: y=1;
11      4'b0001: y=0;
12   endcase
13 endmodule
```



# Procedural Assignment Statements

---

- A value is assigned to a variable with a *procedural assignment statement*.
- There are two kinds of assignment statements.
  1. Blocking assignments
  2. Non-blocking assignments.
- Blocking assignments are denoted by the “=” symbol.
- Blocking means that first the assignment statement completes and updates its left-hand side first.
- This updated left-hand side value is then used for evaluation of subsequent statements.

$S = X + Y;$   
 $p = S[0];$

# Procedural Assignment Statements

---

- At simulation time  $t_i$  the statements are evaluated in order.
- The first statement sets “S” to have the summation of current values of “X” and “Y” .
- Then the second statement sets “p” according to this current value of “S”

$S = X + Y;$   
 $p = S[0];$



# Procedural Assignment Statements

---

- 2<sup>nd</sup> types of assignment statement is non-blocking assignments.
- Non-blocking assignments use the “<=” symbol.
- At simulation time  $t_i$  the statements still are evaluated in order but they both use the value of the variables that exist at the start of simulation time.
- The first statement assigns a new value to “S” based on the current value of “X” and “Y” .
- But “S” is not actually changed to this value until all statements in the always block have been evaluated.
- For this , the value of “p” at time  $t_i$  is based on the value of “S” at time  $t_{i-1}$ .

$S \leq X + Y;$   
 $p \leq S[0];$

# Blocking vs. Non-blocking assignments

**Blocking assignment:** evaluation and assignment are immediate

```
always @ (a or b or c)
```

```
begin
```

```
  x = a | b;
```

1. Evaluate  $a | b$ , assign result to  $x$

```
  y = a ^ b ^ c;
```

2. Evaluate  $a^b c$ , assign result to  $y$

```
  z = b & ~c;
```

3. Evaluate  $b \& (\sim c)$ , assign result to  $z$

```
end
```

**Nonblocking assignment:** all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)

```
always @ (a or b or c)
```

```
begin
```

```
  x <= a | b;
```

1. Evaluate  $a | b$  but defer assignment of  $x$

```
  y <= a ^ b ^ c;
```

2. Evaluate  $a^b c$  but defer assignment of  $y$

```
  z <= b & ~c;
```

3. Evaluate  $b \& (\sim c)$  but defer assignment of  $z$


```
end
```

4. Assign  $x$ ,  $y$ , and  $z$  with their new values


# Why we need them?

**Blocking: Evaluation and assignment are immediate**

Swapping a,b



**X**  $a = b$   
 $b = a$



**✓**  $x = a \& b$   
 $y = x \mid c$

**Non-Blocking: Assignment is postponed until all r.h.s. evaluations are done**

**✓**  $a \leq b$   
 $b \leq a$

**Sequential  
Circuits**

**X**  $x \leq a \& b$   
 $y \leq x \mid c$

**Combinational  
Circuits**

**When to use (inside always block)**

# Combinational vs. Sequential

---


A combinational circuit is one in which the output is independent of time and solely depends on the present input. Example: Encoder, Decoder, Multiplexer, Demultiplexer

A sequential circuit is one in which the output is dependent not only on the current input but also on the past ones. Examples: Flip-flops, counters.




# Procedural Assignment Statements

```
module example7_3 (D, Clock, Q1, Q2);  
  input D, Clock;  
  output Q1, Q2;  
  reg Q1, Q2;  
  
  always @(posedge Clock)  
  begin  
    Q1 = D;  
    Q2 = Q1;  
  end  
  
endmodule
```



# Procedural Assignment Statements

```
module example7_4 (D, Clock, Q1, Q2);  
  input D, Clock;  
  output Q1, Q2;  
  reg Q1, Q2;  
  
  always @(posedge Clock)  
  begin  
    Q1 <= D;  
    Q2 <= Q1;  
  end  
  
endmodule
```




# Procedural Assignment Statements

```
1 module shiftreg(d,load,clk,q);
2
3     input [3:0]d;
4     input load,clk;
5     output reg[3:0]q;
6
7     always @(posedge clk)
8         if (load)
9             q<=d;
10        else
11            begin
12                q[3]<=q[0];
13                q[2]<=q[3];
14                q[1]<=q[2];
15                q[0]<=q[1];
16            end
17 endmodule
```

	q[3]	q[2]	q[1]	q[0]
initial	1	0	0	1
1 <sup>st</sup> cycle	1	1	0	0
2 <sup>nd</sup> cycle	0	1	1	0
3 <sup>rd</sup> cycle	0	0	1	1
4 <sup>th</sup> cycle	1	0	0	1



# Procedural Assignment Statements (Non-Blocking)






# Procedural Assignment Statements

```
1 module shiftreg(d,load,clk,q);  
2  
3     input [3:0]d;  
4     input load,clk;  
5     output reg[3:0]q;  
6  
7     always @(posedge clk)  
8         if (load)  
9             q<=d;  
10        else  
11            begin  
12                q[3]=q[0];  
13                q[2]=q[3];  
14                q[1]=q[2];  
15                q[0]=q[1];  
16            end  
17 endmodule
```

	q[3]	q[2]	q[1]	q[0]
initial	1	0	0	1
1 <sup>st</sup> statement	1	0	0	1
2 <sup>nd</sup> statement	1	1	0	1
3 <sup>rd</sup> statement	1	1	1	1
4 <sup>th</sup> statement	1	1	1	1

All of these happened within one cycle!

# Procedural Assignment Statements (Blocking)



# Thank you!

---