

Name- Ms Rodsy Tahmid

ID- 20101021

Section- 07

Lab Assignment 3

Question 1:

Write Verilog code for 1001 or 1111 pattern detector both

- (a) as a Moore type FSM and
- (b) as a Meal type FSM.

So, for each type of FSM, your report must contain the following:


1. Screenshot of the Verilog Code
2. Screenshot of the timing diagram showing the patterns are detected successfully
3. Discussion and comments on the timing diagram.

[State Diagram are provided in the slide]



Answer:

Problem 1(a) – Moore FSM:

1. Screenshot of the Verilog Code



```
1 module moore_fsm2_20101021(w, clk, reset, z);
2
3     input w, clk, reset;
4     output reg z;
5
6     reg [2:0] present_state, next_state;
7
8     parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100, S5 = 101, S6 = 110, S7 = 111;
9
10    // state transition logic
11    always @(posedge clk, posedge reset)
12    begin
13        if (reset == 1)
14        begin
15            present_state = S0;
16            next_state = S0;
17        end
18        else
19        begin
20            present_state = next_state;
21            // next state estimation logic
22            case(present_state)
23            S0:
24                if (w == 0)
25                    next_state = S0;
26                else
27                    next_state = S1;
```



Quartus II - D:/New folder/altera/81/quartus/moore_fsm2_20101021/moore_fsm2_20101021 - moore_fsm2_20101021 - [moore_fsm2_20101021.v]

File Edit View Project Assignments Processing Tools Window Help

moore_fsm2_20101021.v Compilation Report - Flow Summary moore_fsm2_20101021.vwf Simulation Report - Simulation Waveforms

```

62     next_state = S5;
63     else
64         next_state = S2;
65         default: next_state = 3'bxx;
66
67     endcase
68 end
69
70
71 // output estimation logic
72 always@(*)
73 begin
74     case(present_state)
75         S0: z = 0;
76         S1: z = 0;
77         S2: z = 0;
78         S3: z = 0;
79         S4: z = 1;
80         S5: z = 0;
81         S6: z = 0;
82         S7: z = 1;
83         default: z = 1'bx;
84     endcase
85 end
86 endmodule
87

```

Message: 0 of 16

For Help, press F1

Ln 67, Col 20 Idle NUM

Compilation Report:

Quartus II - D:/New folder/altera/81/quartus/moore_fsm2_20101021/moore_fsm2_20101021 - moore_fsm2_20101021 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

moore_fsm2_20101021.v Compilation Report - Flow Summary moore_fsm2_20101021.vwf Simulation Report - Simulation Waveforms

Compilation Flow Summary


Flow Status	Successful - Thu Feb 23 23:03:51 2023
Quartus II Version	8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name	moore_fsm2_20101021
Top-level Entity Name	moore_fsm2_20101021
Family	FLEX10KE
Met timing requirements	Yes
Total logic elements	5 / 1,728 (< 1 %)
Total pins	4 / 102 (4 %)
Total memory bits	0 / 24,576 (0 %)
Total PLLs	0
Device	EPF10K30ETC144-1
Timing Models	Final

Message: 0 of 16

For Help, press F1

Idle NUM

2. Screenshot of the timing diagram showing the patterns are detected successfully



3. Discussion and comments on the timing diagram.

We know, in Moore type FSM, output of the sequential circuit depends only on the states of the circuit.

And since the above code shows this characteristic, it is a Moore type FSM.

Here, the finite state machine generates output, $z = 0$ when the previous 4 values of w were 1001 or 1111; otherwise output low, $z = 0$, is returned.


At the beginning of the code, initial state is set as S0 where $\text{reset} = 1$ as the Moore State Diagram suggests.

For $\text{reset} = 0$, the conditions for the state table are applied for randomized values of w .

We can see from the simulation that for each 1001 or 1111 pattern detected in w values, at 4 consecutive positive edges of clock, after that, a positive-edged output, $z = 1$, is noticed and hold till the following positive edge.

Problem 1(b) – Mealy FSM:

1. Screenshot of the Verilog Code




Quartus II - D:/New folder/altera/81/quartus/mealy_fsm2_20101021/mealy_fsm2_20101021 - mealy_fsm2_20101021 - [mealy_fsm2_20101021.v]

```
1 module mealy_fsm2_20101021(w, clk, reset, z);
2
3     input w, clk, reset;
4     output reg z;
5
6     reg [2:0] present_state, next_state;
7
8     parameter S0 = 3'b000, S1 = 3'b001, S2 = 3'b010, S3 = 3'b011, S4 = 3'b100, S5 = 3'b101;
9
10    // state transition logic
11    always @(posedge clk, posedge reset)
12    begin
13        if (reset == 1)
14        begin
15            present_state = S0;
16            next_state = S0;
17            z = 0;
18        end
19        else
20        begin
21            present_state = next_state;
22            // next state estimation logic
23            case(present_state)
24            S0:
25                if (w == 0)
26                begin
```

Messages: 0 of 16

For Help, press F1



Quartus II - D:/New folder/altera/81/quartus/mealy_fsm2_20101021/mealy_fsm2_20101021 - mealy_fsm2_20101021 - [mealy_fsm2_20101021.v]

```
25         if (w == 0)
26         begin
27             next_state = S0;
28             z = 0;
29         end
30         else
31         begin
32             next_state = S1;
33             z = 0;
34         end
35         S1:
36         if (w == 0)
37         begin
38             next_state = S4;
39             z = 0;
40         end
41         else
42         begin
43             next_state = S2;
44             z = 0;
45         end
46         S2:
47         if (w == 0)
48         begin
49             next_state = S4;
50             z = 0;
```

Messages: 0 of 16

For Help, press F1

Quartus II - D:/New folder/altera/81/quartus/mealy_fsm2_20101021/mealy_fsm2_20101021 - mealy_fsm2_20101021 - [mealy_fsm2_20101021.v]

File Edit View Project Assignments Processing Tools Window Help

mealy_fsm2_20101021

mealy_fsm2_20101021.v Compilation Report - Flow Summary mealy_fsm2_20101021.vwf Simulation Report - Simulation Waveforms

```
48 begin
49     next_state = S4;
50     z = 0;
51 end
52 else
53 begin
54     next_state = S3;
55     z = 0;
56 end
57
58 S3:
59 if (w == 0)
60 begin
61     next_state = S4;
62     z = 0;
63 end
64 else
65 begin
66     next_state = S3;
67     z = 1;
68 end
69
70 S4:
71 if (w == 0)
72 begin
73     next_state = S5;
74     z = 0;
```

Messages

Type	Message
Info	Simulation coverage is 90.91 %
Info	Number of transitions in simulation is 1610

System (31) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag

Message: 0 of 16 Location:

For Help, press F1

Ln 8, Col 88 Idle NUM

Quartus II - D:/New folder/altera/81/quartus/mealy_fsm2_20101021/mealy_fsm2_20101021 - mealy_fsm2_20101021 - [mealy_fsm2_20101021.v]

File Edit View Project Assignments Processing Tools Window Help

mealy_fsm2_20101021

mealy_fsm2_20101021.v Compilation Report - Flow Summary mealy_fsm2_20101021.vwf Simulation Report - Simulation Waveforms

```
71 begin
72     next_state = S5;
73     z = 0;
74 end
75 else
76 begin
77     next_state = S1;
78     z = 0;
79 end
80
81 S5:
82 if (w == 0)
83 begin
84     next_state = S0;
85     z = 0;
86 end
87 else
88 begin
89     next_state = S1;
90     z = 1;
91 end
92 endcase
93 end
94 endmodule
95
```

Messages

Type	Message
Info	Simulation coverage is 90.91 %
Info	Number of transitions in simulation is 1610


System (31) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag

Message: 0 of 16 Location:


For Help, press F1

Ln 8, Col 88 Idle NUM

Compilation Report:



2. Screenshot of the timing diagram showing the patterns are detected successfully



3. Discussion and comments on the timing diagram.

We know, in Mealy type FSM, output of the sequential circuit depends on the states of the circuit and the present values of its input.

And since the above code shows this characteristic, it is a Moore type FSM.

Here, the finite state machine generates output, $z = 0$ when the previous 4 values of w were are 1001 or 1111; otherwise output low, $z = 0$, is returned.

At the beginning of the code, initial state is set as S_0 where $reset = 1$ as the Mealy State Diagram suggests.

For $reset = 0$, the conditions for the state table are applied for randomized values of w .

Mealy type needs smaller number of states in comparison to Moore type FSM. We can see from the simulation that the FSM successfully recognizes the patterns and returns the desired output for z .