CSE460: VLSI Design

Name- Ms Rodsy Tahmid
ID- 20101021
Section- 07

Lab Assignment 3

Question 1:

Write Verilog code for 1001 or 1111 pattern detector both

(a) as a Moore type FSM and
(b) as a Meal type FSM.

So, for each type of FSM, your report must contain the following:

1. Screenshot of the Verilog Code
2. Screenshot of the timing diagram showing the patterns are detected successfully
3. Discussion and comments on the timing diagram.

[State Diagram are provided in the slide]

Answer:

Problem 1(a) – Moore FSM:

1. Screenshot of the Verilog Code




Quartus II - D:/New folder/altera/81/quartus/moore_fsm2_20101021/moore_fsm2_20101021 - moore_fsm2_20101021 - [moore_fsm2_20101021.v]
File Edit View Project Assignments Processing Tools Window Help
moore_fsm2_20101021
moore_fsm2_20101021.v
Compilation Report - Flow Summary
moore_fsm2_20101021.vwf
Simulation Report - Simulation Waveforms
else
next_state = S1;
S1:
if (w == 0)
next_state = S5;
else
next_state = S2;
S2:
if (w == 0)
next_state = S5;
else
next_state = S3;
S3:
if (w == 0)
next_state = S5;
else
next_state = S4;
S4:
if (w == 0)
next_state = S5;
else
next_state = S4;
S5:
if (w == 0)
next_state = S6;
else
Type
Message
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
System (9) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag
Message: 0 of 16
Location:
Activate Windows
Go to Settings to activate Windows.
For Help, press F1
Ln 15, Col 32
Idle
NUM


Quartus II - D:/New folder/altera/81/quartus/moore_fsm2_20101021/moore_fsm2_20101021 - moore_fsm2_20101021 - [moore_fsm2_20101021.v]
File Edit View Project Assignments Processing Tools Window Help
moore_fsm2_20101021
moore_fsm2_20101021.v
Compilation Report - Flow Summary
moore_fsm2_20101021.vwf
Simulation Report - Simulation Waveforms
next_state = S6;
else
next_state = S1;
S6:
if (w == 0)
next_state = S0;
else
next_state = S7;
S7:
if (w == 0)
next_state = S5;
else
next_state = S2;
default: next_state = 3'bxx;
endcase
end
end
// output estimation logic
always@(*)
begin
case(present_state)
S0: z = 0;
S1: z = 0;
S2: z = 0;
Type
Message
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
System (9) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag
Message: 0 of 16
Location:
Activate Windows
Go to Settings to activate Windows.
For Help, press F1
Ln 67, Col 20
Idle
NUM



Compilation Report:



2. Screenshot of the timing diagram showing the patterns are detected successfully



3. Discussion and comments on the timing diagram.

We know, in Moore type FSM, output of the sequential circuit depends only on the states of the circuit.

And since the above code shows this characteristic, it is a Moore type FSM.

Here, the finite state machine generates output, z =0 when the previous 4 values of w were 1001 or 1111; otherwise output low, z=0, is returned.

At the beginning of the code, initial state is set as S0 where reset =1 as the Moore State Diagram suggests.

For reset = 0, the conditions for the state table are applied for randomized values of w.

We can see from the simulation that for each 1001 or 1111 pattern detected in w values, at 4 consecutive positive edges of clock, after that, a positive-edged output, z=1, is noticed and hold till the following positive edge.

Problem 1(b) – Mealy FSM:

1. Screenshot of the Verilog Code






Quartus II - D:/New folder/altera/81/quartus/mealy_fsm2_20101021/mealy_fsm2_20101021 - mealy_fsm2_20101021 - [mealy_fsm2_20101021.v]
File Edit View Project Assignments Processing Tools Window Help
mealy_fsm2_20101021
mealy_fsm2_20101021.v
Compilation Report - Flow Summary
mealy_fsm2_20101021.vwf
Simulation Report - Simulation Waveforms
48 begin
49 next_state = S4;
50 z = 0;
51 end
52 else
53 begin
54 next_state = S3;
55 z = 0;
56 end
57
58 S3:
59 if (w == 0)
60 begin
61 next_state = S4;
62 z = 0;
63 end
64 else
65 begin
66 next_state = S3;
67 z = 1;
68 end
69 S4:
70 if (w == 0)
71 begin
72 next_state = S5;
73 z = 0;
Type Message
Info: Simulation coverage is 90.91 %
Info: Number of transitions in simulation is 1610
System (31) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag
Message: 0 of 16
Location:
Activate Windows
Go to Settings to activate Windows.
For Help, press F1
Ln 8, Col 88
Idle
NUM


Quartus II - D:/New folder/altera/81/quartus/mealy_fsm2_20101021/mealy_fsm2_20101021 - mealy_fsm2_20101021 - [mealy_fsm2_20101021.v]
File Edit View Project Assignments Processing Tools Window Help
mealy_fsm2_20101021
mealy_fsm2_20101021.v
Compilation Report - Flow Summary
mealy_fsm2_20101021.vwf
Simulation Report - Simulation Waveforms
71 begin
72 next_state = S5;
73 z = 0;
74 end
75 else
76 begin
77 next_state = S1;
78 z = 0;
79 end
80 S5:
81 if (w == 0)
82 begin
83 next_state = S0;
84 z = 0;
85 end
86 else
87 begin
88 next_state = S1;
89 z = 1;
90 end
91 endcase
92 end
93 end
94 endmodule
95
Type Message
Info: Simulation coverage is 90.91 %
Info: Number of transitions in simulation is 1610
System (31) Processing (9) Extra Info Info (9) Warning Critical Warning Error Suppressed Flag
Message: 0 of 16
Location:
Activate Windows
Go to Settings to activate Windows.
For Help, press F1
Ln 8, Col 88
Idle
NUM

Compilation Report:



2. Screenshot of the timing diagram showing the patterns are detected successfully



3. Discussion and comments on the timing diagram.

We know, in Mealy type FSM, output of the sequential circuit depends on the states of the circuit and the present values of its input.

And since the above code shows this characteristic, it is a Moore type FSM.

Here, the finite state machine generates output, z =0 when the previous 4 values of w were are 1001 or 1111; otherwise output low, z=0, is returned.

At the beginning of the code, initial state is set as S0 where reset =1 as the Mealy State Diagram suggests.

For reset = 0, the conditions for the state table are applied for randomized values of w.

Mealy type needs smaller number of states in comparison to Moore type FSM. We can see from the simulation that the FSM successfully recognizes the patterns and returns the desired output for z.