

CSE460: VLSI Design

Name- Ms Rodsy Tahmid

ID- 20101021

Section- 07

# Lab Assignment 1


## Problem 1:

### **1. Code:**


```
module problem1_20101021(A, B, C, D, E, Q, X);  
    input A, B, C, D, E;  
    output Q, X;  
    wire F, G, H, I, J;  
    assign G = ~ C;  
    assign H = ~(G&D);  
    assign F = ~(A&B);  
    assign I = ~(F|H);  
    assign Q = I&E;t  
    assign J = ~I;  
    assign X = J&E;  
endmodule
```

## 2. Output:


Verilog code:




Compilation Report - Flow Summary (Compilation report of the .v file):



## Simulation Report - Simulation Waveforms (Simulation report of the .vwf file):



## RTL Viewer:



### 3. Explanation:


Lab-1

Problem - 1

Ms Roby Tahmid

Id: 20101021

Explanation:



Truth Table:

A	B	F	C	G	D	H	I (F NOR H)	J
0	0	1	1	0	0	1	0	1
0	1	1	1	0	1	1	0	1
1	0	1	0	1	0	1	0	1
1	1	0	0	1	1	0	1	0

Truth Table (continuation):

I	E	Output 1 Q	J	E	Output 2 X
0	0	0	1	0	0
0	1	0	1	1	1
0	0	0	1	0	0
1	1	1	0	1	0

$$Q = I \& E$$

$$= (F \text{ NOR } H) \& E$$

$$Q = (\sim (F | H)) \& E$$

$$F = \sim (A \& B)$$

$$H = \sim (G \& D)$$

$$G = \sim C$$

$$X = J \& E$$

$$J = \sim I$$

$$\overline{A \cdot B} = F$$

$$\overline{C} = G$$

$$\overline{G \cdot D} = H$$

$$\overline{F + H} = I$$

$$I \cdot E = Q$$

$$\overline{I} = J$$

$$J \cdot E = X$$

NOR Verilog

$$Y = \sim (A | B)$$

$\downarrow$  Not +  $\downarrow$  OR

NAND Verilog

 $\downarrow$   
Not + AND

$$Y = \sim (A \& B)$$

$\downarrow$  Not + AND

5 inputs

$$2^5 = 32$$

combinations.

$$Q = \sim \left( \sim(A \& B) \mid \sim(G \& D) \right) \& E$$

$$Q = \sim \left( \sim(A \& B) \mid \underbrace{\sim((\sim C) \& D))}_I \right) \& E.$$

$$X = (\sim I) \& E.$$

$$X = \sim \left( \sim \left( \sim(A \& B) \mid \sim((\sim C) \& D) \right) \right) \& E.$$

In this diagram,

1. First Half Cycle:  $A=B=0$ ,  $\overline{A \cdot B} = 1 = F$   
 $G=\overline{C}=0$ ,  $\overline{G \cdot D} = 1 = H$ ,  $\overline{F+H} = 0 = I$ .

$$\boxed{I \cdot E = 0 = Q}, \quad \overline{I} = 1 = J, \quad \boxed{J \cdot E = 0 = X}$$

According to problem-1,  $\overline{A \cdot B}$  and  $\overline{C \cdot D}$  are connected to NOR gate,  $\overline{F+H}$  and  $E$  are connected to AND forming  $Q$ ,  $\overline{\overline{F+H}} = \underbrace{F+H}_J$  and  $E$

are connected to AND forming  $X$ .

$$\text{So, } Q = I \cdot E$$

$$X = \overline{I} \cdot E$$

# Truth Table:

P1											
A	B	$E = \frac{A \cdot B}{}$	C	$G = \frac{C}{}$	D	$H = \frac{G \cdot D}{}$	$I = \frac{F + H}{}$	$J = \frac{I}{}$	E	$Q = \frac{I \cdot E}{}$	$X = \frac{J \cdot E}{}$
0	0	1	1	0	0	1	0	1	0	0	0
0	1	1	1	0	1	1	0	1	1	0	1
1	0	1	0	1	0	1	0	1	0	0	0
1	1	0	0	1	1	0	1	0	1	1	0

1<sup>st</sup> Half Cycle  
2<sup>nd</sup> Half Cycle  
3<sup>rd</sup> Half Cycle  
4<sup>th</sup> Half Cycle



2. Second Half Cycle:

$$A=0, B=1, C=1, D=1, E=1$$

$$\overline{A \cdot B} = 1, \quad \overline{C} = 0, \quad \overline{C \cdot D} = 1, \quad \overline{\overline{A \cdot B} + H} = 0$$

$$\overline{\overline{\overline{A \cdot B} + H}} = \overline{A \cdot B} + H = 1, \quad \text{So } Q = 0 \quad \& \quad X = 1.$$

3. Third Half Cycle:

$$A=1, B=0, C=0, D=0, E=0$$

$$\overline{A \cdot B} = 1, \quad \overline{C} = 1, \quad \overline{C \cdot D} = 1, \quad \overline{\overline{A \cdot B} + H} = 0$$

$$\overline{\overline{\overline{A \cdot B} + H}} = \overline{A \cdot B} + H = 1, \quad \text{So, } Q = 0, \quad \& \quad X = 0.$$

4. Fourth Half Cycle:

$$A=1, B=1, C=0, D=1, E=1$$

$$\overline{A \cdot B} = 0, \quad \overline{C} = 1, \quad \overline{C \cdot D} = 0, \quad \overline{\overline{A \cdot B} + H} = 1$$

$$\overline{\overline{A \cdot B} + \overline{C \cdot D}} = \overline{A \cdot B} + \overline{C \cdot D} = 0$$

$$\text{Therefore, } Q = 1 \quad \text{and} \quad X = 0.$$

In this way, this pattern is continued and this circuit continued to show outputs.



We are told to perform the task in two ways one is structural and another one is behavioral.

The first one is structural and the second one is behavioral. For getting  $2^5=32$  combinations for input we set the clock value of a, b, c, d, e by doubling their value from a to e.

Like input a has clock period of 10ns so input b has 20ns, input c has 40ns and so on. Now if we look the first simulation picture which is for structural representation, we can see in the 2nd half of the clock period 50ns – 60ns output  $q = 1$  and  $x = 0$ . Now if we look the second simulation picture which is for behavioral representation we can see in the 2nd half of the clock period 50ns – 60ns output  $q = 1$  for  $q = (\sim(\sim(a \& b) | \sim(\sim c \& d)) | e)$ ; and  $x = 0$  for  $x = ((\sim(a \& b) | \sim(\sim c \& d)) \& e)$ . In the both case structural and behavioral we are getting the same output  $q = 1$  and  $x = 0$ .

For verification we will use the equation of q and x which we have used in behavioral code.

Verification for  $q=1$ . From the timing diagram  $a=b=d=1$  and  $c=e=0$ . Now,



## Problem 2:

### 1. Code:

```
module problem2_20101021(a0,a1,a2,a3,a4,a5,a6,a7,b1,b2,b3,f0,f1,f2);

input [2:0] a0,a1,a2,a3,a4,a5,a6,a7;

input b1,b2,b3;

output [2:0] f0,f1,f2;

mux4to1 mux1 (a0,a1,a3,b1,b2,f0);

mux4to1 mux2 (a4,a5,a6,a7,b1,b2,f1);

mux2to1 mux3 (f0,f1,b3,f2);

endmodule

module mux4to1 (l,m,n,o,c1,c2,f);

input [2:0] l,m,n,o;

input c1, c2;

output reg[2:0] f;

always @(*)

    if (c2==0 && c1==0)

        f= 1;

    else if (c2==0 && c1==1)

        f= m;

    else if (c2==1 && c1==0)

        f= n;

    else

        f= o ;

endmodule

module mux2to1 (g0, g1, c3, at_last);

input [2:0] g0,g1;

input c3;

output reg [2:0] at_last;

always @ (*)

    case(c3)

        0: at_last=g0;
```


1: at\_last=g1;

endcase

endmodule

## 2. Output:

- Verilog code:



```
1 module problem2_20101021(a0,a1,a2,a3,a4,a5,a6,a7,b1,b2,b3,f0,f1,f2);
2 input [2:0] a0,a1,a2,a3,a4,a5,a6,a7;
3 input b1,b2,b3;
4 output [2:0] f0,f1,f2;
5 mux4to1 mux1 (a0,a1,a3,b1,b2,f0);
6 mux4to1 mux2 (a4,a5,a6,a7,b1,b2,f1);
7 mux2to1 mux3 (f0,f1,b3,f2);
8 endmodule
9 module mux4to1 (l,m,n,o,c1,c2,f);
10 input [2:0] l,m,n,o;
11 input c1,c2;
12 output reg[2:0] f;
13 always @(*)
14 if (c2==0 && c1==0)
15     f= l ;
16 else if (c2==0 && c1==1)
17     f= m ;
18 else if (c2==1 && c1==0)
19     f= n ;
20 else
21     f= o ;
22 endmodule
23 module mux2to1 (g0,g1,c3,at_last);
24 input [2:0] g0,g1;
25 input c3;
26 output reg [2:0] at_last;
27 always @ (*)
28 case(c3)
29 0: at_last=g0;
30 1: at_last=g1;
31 endcase
32 endmodule
```

○ Compilation Report - Flow Summary (Compilation report of the .v file):

Quartus II - D:/New folder/altera/81/quartus/problem2\_20101021/problem2\_20101021 - problem2\_20101021 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

problem2\_20101021

problem2\_20101021.v

Compilation Report - Flow Summary

Waveform1.vwf

Flow Summary

Flow Status: Successful - Fri Feb 17 20:08:38 2023

Quartus II Version: 8.1 Build 163 10/28/2008 SJ Web Edition

Revision Name: problem2\_20101021

Top-level Entity Name: problem2\_20101021

Family: FLEX10KE

Met timing requirements: Yes

Total logic elements: 10 / 1,728 (< 1 %)

Total pins: 36 / 102 (35 %)

Total memory bits: 0 / 24,576 (0 %)

Total PLLs: 0

Device: EPF10K30ETC144-1

Timing Models: Final

Activate Windows

Go to Settings to activate Windows

Message: 0 of 150

Location:

For Help, press F1

Idle NUM

○ Simulation Report - Simulation Waveforms (Simulation report of the .vwf file):

Quartus II - D:/New folder/altera/81/quartus/problem2\_20101021/problem2\_20101021 - problem2\_20101021 - [Simulation Report - Simulation Waveforms]

File Edit View Project Assignments Processing Tools Window Help

problem2\_20101021

problem2\_20101021.v

Compilation Report - Flow Summary

problem2\_20101021.vwf

Simulation Report - Simulation Waveforms

Simulation mode: Functional

Master Time Bar: 21.45 ns

Pointer: 3.68 ns

Interval: -17.77 ns

Start: End:

0 ps 10.0 ns 20.0 ns 30.0 ns 40.0 ns 50.0 ns 60.0 ns 70.0 ns 80.0 ns

Name Value

a0 A[0]

a1 A[1]

a2 A[2]

a3 A[3]

a4 A[4]

a5 A[5]

a6 A[6]

a7 A[7]

b1 A[0]

b2 A[1]

b3 A[2]

f0 A[0]

f1 A[1]

f2 A[2]

Activate Windows

Go to Settings to activate Windows

Message: 0 of 16

Location:

For Help, press F1

Idle NUM

### 3. Explanation:

According to the question, an 8-to-1 mux is designed using one 2-to-1 mux and two 4-to-1 mux sub-circuits.

We can see all the inputs ( $a_0, a_1, \dots, a_7$ ) have a decimal value sequentially (0-7) and they are absolutely in 3 bits binary value from the timing diagram.

And the outputs are shown as  $f_0, f_1, f_3$  in the timing diagram. The other 3 inputs,  $b_1, b_2, b_3$ , are selectors and they represent clock pulses in the timing diagram and help to produce the output.

For instance, from the timing diagram if we notice 1st half of the clock period 10-20ns here  $b_3=0, b_2=1, b_1=0$  means the binary is 010 which is 2 in decimal.

It means the selector is 2 here so in the timing diagram we can see the final output  $f_2$  is 2. Again, for the 2nd half of the clock period 10-20ns  $b_3=0, b_2=1, b_1=1$  means the binary is 011 which is 3 in decimal.

It means the selector is 3 here so in the timing diagram we can see the final output  $f_2$  is 3.

And the rest of the timing diagram produces output  $f_2$  in this behaviour.

# Lab Assignment 2

## Problem 1:

### 1. Code:

```
module problem3_20101021(inp, out);
    input [3:0]inp;
    output reg[1:0]out;


    always@ (inp)
        casex(inp)
            4'b1000: out=3;
            4'bxx01: out=0;
            4'bxx1x: out=1;
            4'bx100: out=2;

        endcase

endmodule
```

### 2. Output:

#### ○ Verilog code





## ○ Compilation Report - Flow Summary (Compilation report of the .v file)

Quartus II - D:/New folder/altera/81/quartus/problem3\_20101021/problem3\_20101021 - problem3\_20101021 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

problem3\_20101021

problem3\_20101021.v Compilation Report - Flow Summary problem3\_20101021.vwf Simulation Report - Simulation Waveforms

Flow Summary

Flow Status	Successful - Fri Feb 17 22:56:03 2023
Quartus II Version	8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name	problem3_20101021
Top-level Entity Name	problem3_20101021
Family	FLEX10KE
Met timing requirements	Yes
Total logic elements	5 / 1,728 (< 1 %)
Total pins	6 / 102 (6 %)
Total memory bits	0 / 24,576 (0 %)
Total PLLs	0
Device	EPF10K30ETC144-1
Timing Models	Final

Type Message

- Info: Simulation partitioned into 1 sub-simulations
- Info: Simulation coverage is 80.41 %
- Info: Number of transitions in simulation is 20556
- Info: Quartus II Simulator was successful. 0 errors, 0 warnings

System (37) Processing (9) Extra Info (9) Info (9) Warning Critical Warning Error Suppressed Flag /

Message: 0 of 16 Location:

For Help, press F1

Activate Windows  
Go to Settings to activate Windows

## ○ Simulation Report - Simulation Waveforms (Simulation report of the .vwf file)

Quartus II - D:/New folder/altera/81/quartus/problem3\_20101021/problem3\_20101021 - problem3\_20101021 - [Simulation Report - Simulation Waveforms]

File Edit View Project Assignments Processing Tools Window Help

problem3\_20101021

problem3\_20101021.v Compilation Report - Flow Summary problem3\_20101021.vwf Simulation Report - Simulation Waveforms

Simulation Waveforms

Simulation mode: Functional

Master Time Bar: 20.95 ns Pointer: 86.33 ns Interval: 65.38 ns Start: End:

0 ps 10.0 ns 20.0 ns 30.0 ns 40.0 ns 50.0 ns 60.0 ns 70.0 ns 80.0 ns 90.0 ns 100.0 ns 110.0 ns 120.0 ns

Name Value 20.95 ns

inp A[4] [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [0] [1] [2] [3] [4] [5] [6] [7] [8] [9]

inp[3] A 0

inp[2] A 1

inp[1] A 0

inp[0] A 0

out A[2] [0] [0] [1] [2] [0] [1] [3] [0] [1] [2] [0] [1] [0] [1] [2] [0] [1] [2] [0] [1] [3] [0]

Type Message

- Info: Simulation partitioned into 1 sub-simulations
- Info: Simulation coverage is 80.41 %
- Info: Number of transitions in simulation is 20556
- Info: Quartus II Simulator was successful. 0 errors, 0 warnings

System (37) Processing (9) Extra Info (9) Info (9) Warning Critical Warning Error Suppressed Flag /

Message: 0 of 16 Location:

For Help, press F1

Activate Windows  
Go to Settings to activate Windows

### 3. Explanation:

Here, a priority encoder with a priority of  $w[3] > w[0] > w[1] > w[2]$  with 'inp' as the input and 'out' as the output.

In the simulation, we see that the encoder works by giving priority to  $w[3]$  before anything else means  $w[3]$  has the highest priority so when it will be kept set output 'out' will produce 1 as output.

When all other are off means 0, then the encoder chooses  $w[2]$  as it has the lowest priority.

The priority goes  $w[3]$  then  $w[0]$  then  $w[1]$  and  $w[2]$ .

From the simulation we can see encoder outputs '0' when input  $inp[3]$  is kept 0 and  $inp[0]$  is kept 1, and other 2 cycles for  $inp[1]$ ,  $inp[2]$  will be considered as don't care here as they have lower priority than  $w[3]$ .

And to produce '2' as output from the simulation we can see  $inp[3]$ ,  $inp[0]$  are kept low as they have higher priority than  $inp[1]$  and  $inp[2]$  is don't care here as it has lower priority. And this is how the entire simulation works.