

CSE460: VLSI Design

Name- Ms Rodsy Tahmid

ID- 20101021

Section- 07

## Lab Assignment 5

### General guidelines

Draw the circuit using the appropriate tool as taught in the lab and rectify all design errors (if any), submit the full screen screenshots of the design file and the simulation file **with proper discussion.**

#### **Problem:**

Derive the Boolean logic expression from the following K-Map and implement the logic function using CMOS technology. You may use blocks/sub-circuits made using CMOS technology but cannot use readily available logic gates.

		AB			
		00	01	11	10
CD	00	1	0	1	1
	01	1	d	d	0
	11	d	d	1	0
	10	1	1	0	1

Answer:

# Lab Assignment - 05


	AB	00	01	11	10	
CD	00	1	0	1	1	$\overline{ACD}$
	01	1	d	d	0	
	11	d	d	1	0	$\overline{BD}$
	10	1	1	0	1	
		$\overline{AB}$	$\overline{AC}$	$BD$		

Minterm  
SOP  
Sum of Products  
Minimization  
↓  
✓ not changing  
included



$2^0, 2^1, 2^2, 2^3$   
 $1, 2, 4, 8$

ignore  
d } no definite  
1

$$Y = \overline{AB} + \overline{AC} + BD + \overline{ACD} + \overline{BD}$$





① CMOS Inverter .  $Y = \overline{A}$





② CMOS AND-2  
2-input CMOS AND gate

$Y = A \cdot B$




### CMOS AND-3

③ 3-input CMOS AND gate,  $Y = A \cdot B \cdot C$




# CMOS OR-5


(4) 5-input OR Gate CMOS  $Y = A + B + C + D + E$



**DSCH2 Design:**




## DSCH2 Simulation:



## DSCH2 Timing Diagram:





## Discussion:

Here, in the Timing Diagram, in1 = A, in2 = B, in3 = C, in4 = D and out1 = Y (or the output).



$$Y = \underbrace{\overline{AB}}_{\text{Nand1}} + \overline{AC} + \underbrace{BD}_{\text{AND}} + A\overline{CD} + \underbrace{\overline{BD}}_{\text{Nand2}}$$

A	B	C	D	$\overline{AB}$	$\overline{AC}$	BD	$A\overline{CD}$	$\overline{BD}$	Output Y
0	0	0	0	1	1	0	0	1	1
0	0	0	1	1	1	0	0	1	1
0	0	1	0	1	1	0	0	1	1
0	0	1	1	1	1	0	0	1	1
0	1	0	0	1	1	0	0	1	1
0	1	0	1	1	1	1	0	0	1
0	1	1	0	1	1	0	0	1	1
0	1	1	1	1	1	1	0	0	1
1	0	0	0	1	1	0	1	1	1
1	0	0	1	1	1	0	1	1	0
1	0	1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0	1	0
1	1	0	0	0	1	0	1	1	1
1	1	0	1	0	1	1	1	0	1
1	1	1	0	0	0	0	1	1	0
1	1	1	1	0	0	1	0	0	1