CSE460: VLSI Design

Name- Ms Rodsy Tahmid ID- 20101021 Section- 07

Lab Assignment 1

Problem 1:


1. Code:


endmodule


```
module problem1_20101021(A, B, C, D, E, Q, X);
    input A, B, C, D, E;
    output Q, X;
    wire F, G, H, I, J;
    assign G = ~ C;
    assign H = ~(G&D);
    assign F = ~(A&B);
    assign Q = I&E;t
    assign J = ~I;
    assign X = J&E;
```

2. Output:












Simulation Report - Simulation Waveforms (Simulation report of the .vwf file):



RTL Viewer:



3. Explanation:



	T1100
Inith	Table:

1	ruth	laco						T (FNORH)	U	
	A O O 1 1	B O 1 O 1	1 1 1 0	C 1 1 0 0 0	G 0 0 1 1 1	D 1 0 1	H 1 1 1 0	0 0 0 0	1 1 1 0	
- 1					1					

Truth Table (continuation):

11 (4.11)	TUDUC	Commo				
		Output1				Output 2.
TI	I E	II Q	J	E	X	
0	0	0	1	0	0	
0	1	0	1	1	1	
0	0	0	1	0	0	-
1	11	1 1	0	1	0	
		1 E O O O O O O O O O O O O O O O O O O				Output1 Output1 O O O D I O O O I O I I I O O O I O O I I I I

$$X = J8E$$

$$\overline{A.B} = F$$
 $\overline{C} = G$
 $\overline{G.D} = H$
 $\overline{G.D} = H$
 $\overline{G.H} = I$
 $\overline{G.H} = I$

$$2^5 = 32$$

$$Q = \sim (\sim (A88) / \sim (680)) & E$$

$$Q = \sim (\sim (A88) / \sim ((\sim c) & 0)) & E.$$

$$X = (\sim I) \% E.$$

 $X = \sim (\sim (\sim (A \% B)) \sim ((\sim C) \% D))) \% E.$

In this diagram,

In this diagram,

1. First Half Cycle:
$$A=B=0$$
, $\overline{A.B}=1=\overline{F}$

1. First Half Cycle: $A=B=0$, $\overline{F+H}=0=\overline{I}$.

1. $\overline{G}=\overline{C}=0$, $\overline{G.D}=1=H$, $\overline{F+H}=0=\overline{I}$.

$$G = C = 0$$
, $G = 0$, $G = 0 = X$
 $G = C = 0$, $G = 0 = X$
 $G = C = 0$, $G = 0 = X$

According to problem-1, A.B and C.D are connected to NOR gate, F+H and E are connected to AND forming Q, F+H = F+H and E

are connected to AND forming X.

So,
$$Q = I \cdot E$$

 $X = \overline{I} \cdot E$

det t	Hast	Half Half	1st Half Cycle	Jd	20101021
H	-	0	0	D	Trud
<u> </u>	O	1-	0	5	Truth Table:
0	-		⊷	"A.B	60
0	0	←	←	0	
1	←	0	Ö		
1	0	1	0	D	
0	<u></u>	-	1	16.D H	
<i>□</i>	0	C		# H	
0	1	-	-	11 4	
1	0	-	0	L)	
L	C	0	0	3.E = 3.E	Output 1;
0	0	H	0	in X	Output 2
				1	12

2. Second Half Cycle:

$$A = 0$$
, $B = 1$, $C = 1$, $D = 1$, $E = 1$
 $\overline{A \cdot B} = 1$, $\overline{C} = 0$, $\overline{C \cdot D} = 1$ $\overline{A \cdot B} + H = 0$
 $\overline{A \cdot B} + H = 1$, So $Q = 0$ & $X = 1$

3. Third Half Cycle:

ird Half Cycle:

$$A=1$$
, $B=0$, $C=0$, $D=0$, $E=0$
 $\overline{A\cdot B}=1$ $\overline{C=1}$, $\overline{C\cdot D}=1$, $\overline{A\cdot B}+H=0$
 $\overline{A\cdot B}+H=A\cdot B+H=1$, So, $Q=0$, & $X=0$.

4. Fourth Half Cycle:

Fourth Half Cycle:
$$A = 1, B = 1, C = 0, D = 1, E = 1$$

$$A = 1, B = 1, C = 0, D = 1, E = 1$$

$$A = 0, C = 1, \overline{C \cdot D} = 0, \overline{AB + H} = 1$$

$$A = 0, \overline{C} = 1, \overline{C \cdot D} = 0$$

$$A = 0, \overline{C} = 1, \overline{C \cdot D} = 0$$

$$A = 0.$$
Therefore, $Q = 1$ and $X = 0$.

In this way, this pattern is continued and this circuit Continued to Show outputs.

We are told to perform the task in two ways one is structural and another one is behavioral.

The first one is structural and the second one is behavioral. For getting 2^5=32 combinations for input we set the clock value of a, b, c, d, e by doubling their value from a to e.

Like input a has clock period of 10ns so input b has 20ns, input c has 40ns and so on. Now if we look the first simulation picture which is for structural representation, we can see in the 2nd half of the clock period 50ns – 60ns output q = 1 and x = 0. Now if we look the second simulation picture which is for behavioral representation we can see in the 2nd half of the clock period 50ns – 60ns output q = 1 for $q = (\sim(\sim(a \& b)| \sim (\sim c \& d)) | e)$; and x = 0 for $x = ((\sim(a \& b)| \sim (\sim c \& d)) \& e)$. In the both case structural and behavioral we are getting the same output q = 1 and q = 0.

For verification we will use the equation of q and x which we have used in behavioral code.

Verification for q=1. From the timing diagram a=b=d=1 and c=e=0. Now,

 $q = (\sim (\sim (a \& b| \sim (\sim c \& d)) | e)$

Or, $q = (\sim (\sim (1 \& 1) \mid \sim (\sim 0 \& 1)) \mid 0)$

Or, $q = (\sim (\sim 1 \mid \sim (1 \& 1)) \mid 0)$

Or, $q = (\sim (\sim 1 \mid \sim 1) \mid 0)$

Or, $q = (\sim (0 \mid 0) \mid 0)$

Or, $q = (\sim 0 \mid 0)$

Or, q = (1|0)

Or, q=1

Verification for x=0. From the timing diagram a=b=d=1 and c=e=0. Now,

 $x = ((\sim (a \& b | \sim (\sim c \& d)) \& e)$

Or, $x = ((\sim (1 \& 1) | \sim (\sim 0 \& 1)) \& 0)$

Or, $x = ((\sim 1 \mid \sim (1 \& 1)) \& 0)$

Or, $x = ((\sim 1 \mid \sim 1) \& 0)$

Or, $x = ((0 \mid 0) \& 0)$

Or, x = (0 & 0)

Or, x=0

So, our code is correct as theoretical output matches with timing diagram's output.

Truth Table of 32 combinations:

4	Α	В	С	D	E	F	G	н	1 1	J (()	\mathbf{x}
1	0	- 0	- 0	- 0	- 0	1	1	1	. 0	1	\sim	\sim
2	0	0	0	0	1	1	1	1	0	1	0	1
3	0	0	0	1	0	1	1	0	0	1	0	0
4	0	0	0	1	1	1	1	0	0	1	0	1
5	0	0	1	0	0	1	0	1	0	1	0	0
6	0	0	1	0	1	1	0	1	0	1	0	1
7	0	0	1	1	0	1	0	1	0	1	0	0
8	0	0	1	1	1	1	0	1	0	1	0	1
9	0	1	0	0	0	1	1	1	0	1	0	0
10	0	1	0	0	0	1	1	1	0	1	0	0
11	0	1	0	1	1	1	1	0	0	1	0	1
12	0	1	0	1	0	1	1	0	0	1	0	0
13	0	1	1	0	1	1	0	1	0	1	0	1
14	0	1	1	0	0	1	0	1	0	1	0	0
15	0	1	1	1	1	1	0	1	0	1	0	1
16	0	1	1	1	0	1	0	1	0	1	0	0
17	1	0	0	0	1	1	1	1	0	1	0	1
18	1	0	0	0	0	1	1	1	0	1	0	0
19	1	0	0	1	1	1	1	0	0	1	0	1
20	1	0	0	1	0	1	1	0	0	1	0	0
21	1	0	1	0	1	1	0	1	0	1	0	1
22	1	0	1	0	0	1	0	1	0	1	0	0
23	1	0	1	1	1	1	0	1	0	1	0	1
24	1	0	1	1	0	1	0	1	0	1	0	0
25	1	1	0	0	1	0	1	1	0	1	0	1
26	1	1	0	0	0	0	1	1	0	1	0	0
27	1	1	0	1	1	0	1	0	1	0	1	0
28	1	1	0	1	0	0	1	0	1	0	0	0
29	1	1	1	0	1	0	0	1	0	1	0	1
30	1	1	1	0	0	0	0	1	0	1	0	0
31	1	1	1	1	1	0	0	1	0	1	0	1
32	1	1	1	1	0	0	0	1	0	1	0	0
33												

Problem 2:

1. Code:

```
module problem2_20101021(a0,a1,a2,a3,a4,a5,a6,a7,b1,b2,b3,f0,f1,f2);
input [2:0] a0,a1,a2,a3,a4,a5,a5,a6,a7;
input b1,b2,b3;
output [2:0] f0,f1,f2;
mux4to1 mux1 (a0,a1,a3,b1,b2,f0);
mux4to1 mux2 (a4,a5,a6,a7,b1,b2,f1);
mux2to1 mux3 (f0,f1,b3,f2);
endmodule
module mux4to1 (l,m,n,o,c1,c2,f);
input [2:0] 1,m,n,o;
input c1, c2;
output reg[2:0] f;
always @(*)
        if (c2==0 && c1==0)
               f=1;
        else if (c2==0 \&\& c1==1)
               f=m;
        else if (c2==1 && c1==0)
               f=n;
        else
               f=o;
endmodule
module mux2to1 (g0, g1, c3, at_last);
input [2:0] g0,g1;
input c3;
output reg [2:0] at_last;
always @ (*)
        case(c3)
               0: at_last=g0;
```


```
1: at_last=g1;
```

endcase


endmodule

2. Output:


o Verilog code:



• Compilation Report - Flow Summary (Compilation report of the .v file):



o Simulation Report - Simulation Waveforms (Simulation report of the .vwf file):



3. Explanation:

According to the question, an 8-to-1 mux is designed using one 2-to-1 mux and two 4-to-1 mux sub-circuits.

We can see all the inputs (a0, a1, a7) have a decimal value sequentially (0-7) and they are absolutely in 3 bits binary value from the timing diagram.

And the outputs are shown as f0, f1, f3 in the timing diagram. The other 3 inputs, b1, b2, b3, are selectors and they represent clock pulses in the timing diagram and help to produce the output.

For instance, from the timing diagram if we notice 1st half of the clock period 10-20ns here b3=0, b2=1, b1=0 means the binary is 010 which is 2 in decimal.

It means the selector is 2 here so in the timing diagram we can see the final output f2 is 2. Again, for the 2nd half of the clock period 10-20ns b3=0, b2=1, b1=1 means the binary is 011 which is 3 in decimal.

It means the selector is 3 here so in the timing diagram we can see the final output f2 is 3.

And the rest of the timing diagram produces output f2 in this behaviour.

Lab Assignment 2

Problem 1:

1. Code:


endmodule


2. Output:

```
o Verilog code
Quartus II - D:/New folder/altera/81/quartus/problem3_20101021/problem3_20101021 - problem3_20101021 - [problem3_20101021.v]
 File Edit View Project Assignments Processing Tools Window Help
                                                                       □ 😅 🖫 🞒 🐇 🐚 📵 🖍 problem3_20101021

₱ problem3_20101021.v

                                                     Compilation Report - Flow Summary
                                                                                                      problem3_20101021.vwf
                                                                                                                                                        Simulation Report - Simulation Waveforms
                       module problem3_20101021(inp, out);
    ----
                             input [3:0]inp;
output reg[1:0]out;
    # 15
                              always@ (inp)
    賃賃
                                  casex(inp)
                                      4'b1000: out=3;
4'bxx01: out=0;
4'bxx1x: out=1;
4'bx100: out=2;
    16 %
18 %
                 10
11
     0 5
    endmodule
    267
268 ab/
     | ....
                 16
    Message
              Info: Simulation partitioned into
Info: Simulation coverage is
                                                    1 sub-simulations
80.41 %
              Info: Simulation coverage is 80.41 %
Info: Number of transitions in simulation is 20556
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
 System (37) Processing (9) (Extra Info ) Info (9) Warning Critical Warning ) Error Suppressed Flag /
 Message: 0 of 16
                           ♣ Location
For Help, press F1
```





3. Explanation:

Here, a priority encoder with a priority of w[3]>w[0]>w[1]>w[2] with 'inp' as the input and 'out' as the output. In the simulation, we see that the encoder works by giving priority to w[3] before anything else means w[3] has the highest priority so when it will be kept set output 'out' will produce 1 as output.

When all other are off means 0, then the encoder chooses w[2] as it has the lowest priority.

The priority goes w[3] then w[0] then w[1] and w[2].

From the simulation we can see encoder outputs '0' when input inp[3] is kept 0 and inp[0] is kept 1, and other 2 cycles for inp[1], inp[2] will be considered as don't care here as they have lower priority than w[3].

And to produce '2' as output from the simulation we can see inp[3], inp[0] are kept low as they have higher priority than inp[1] and inp[2] is don't care here as it has lower priority. And this is how the entire simulation works.