### CSE460: VLSI Design

Name- Ms Rodsy Tahmid

ID- 20101021

Section- 07

Lab Assignment 1

# **Problem 1:**

1. **Code:**

module problem1\_20101021(A, B, C, D, E, Q, X);

input A, B, C, D, E;

output Q, X;

wire F, G, H, I, J;

assign G = ~ C;

assign H = ~(G&D);

assign F = ~(A&B);

assign I = ~(F|H);


assign Q = I&E;t

assign J = ~I;


assign X = J&E;

endmodule


1. **Output:**

Verilog code:


Compilation Report - Flow Summary (Compilation report of the .v file):




Simulation Report - Simulation Waveforms (Simulation report of the .vwf file):





RTL Viewer:





1. **Explanation:**











There are 2^5 = 32 combinations as we can see from the question there are 5 inputs.

We are told to perform the task in two ways one is structural and another one is behavioral.

The first one is structural and the second one is behavioral. For getting 2^5=32 combinations for input we set the clock value of a, b, c, d, e by doubling their value from a to e.

Like input a has clock period of 10ns so input b has 20ns, input c has 40ns and so on. Now if we look the first simulation picture which is for structural representation, we can see in the 2nd half of the clock period 50ns – 60ns output q = 1 and x = 0. Now if we look the second simulation picture which is for behavioral representation we can see in the 2nd half of the clock period 50ns – 60ns output q = 1 for q = (~(~(a & b)| ~ (~ c & d)) | e); and x = 0 for x = ((~(a & b)| ~ (~ c & d)) & e). In the both case structural and behavioral we are getting the same output q = 1 and x = 0.

For verification we will use the equation of q and x which we have used in behavioral code.

Verification for q=1. From the timing diagram a=b=d=1 and c=e=0. Now,

q= (~ (~ (a & b| ~ (~c & d)) | e)

Or, q= (~ (~ (1 & 1) | ~ (~0 & 1)) | 0)

Or, q= (~ (~ 1 | ~ (1 & 1)) | 0)

Or, q= (~ (~ 1 | ~ 1) | 0)

Or, q= (~ (0 | 0) | 0)

Or, q= (~ 0 | 0)

Or, q= (1| 0)

Or, q= 1

Verification for x=0. From the timing diagram a=b=d=1 and c=e=0. Now,

x= ((~ (a & b| ~ (~c & d)) & e)

Or, x= ((~ (1 & 1) | ~ (~0 & 1)) & 0)

Or, x= ((~ 1 | ~ (1 & 1)) & 0)

Or, x= ((~ 1 | ~ 1) & 0)


Or, x= ((0 | 0) & 0)

Or, x= (0 & 0)

Or, x=0

So, our code is correct as theoretical output matches with timing diagram’s output.

Truth Table of 32 combinations:



# **Problem 2:**

1. **Code:**

module problem2\_20101021(a0,a1,a2,a3,a4,a5,a6,a7,b1,b2,b3,f0,f1,f2);

input [2:0] a0,a1,a2,a3,a4,a5,a5,a6,a7;

input b1,b2,b3;

output [2:0] f0,f1,f2;

mux4to1 mux1 (a0,a1,a3,b1,b2,f0);

mux4to1 mux2 (a4,a5,a6,a7,b1,b2,f1);

mux2to1 mux3 (f0,f1,b3,f2);

endmodule

module mux4to1 (l,m,n,o,c1,c2,f);

input [2:0] l,m,n,o;

input c1, c2;

output reg[2:0] f;

always @(\*)

if (c2==0 && c1==0)

f= 1;

else if (c2==0 && c1==1)

f= m;

else if (c2==1 && c1==0)

f= n;

else

f= o ;

endmodule

module mux2to1 (g0, g1, c3, at\_last);

input [2:0] g0,g1;

input c3;

output reg [2:0] at\_last;

always @ (\*)

case(c3)

0: at\_last=g0;


1: at\_last=g1;

endcase


endmodule

1. **Output:**


○ Verilog code:



○ Compilation Report - Flow Summary (Compilation report of the .v file):



○ Simulation Report - Simulation Waveforms (Simulation report of the .vwf file):



1. **Explanation:**

According to the question, an 8-to-1 mux is designed using one 2-to-1 mux and two 4-to-1 mux sub-circuits.

We can see all the inputs (a0, a1, …. a7) have a decimal value sequentially (0-7) and they are absolutely in 3 bits binary value from the timing diagram.

And the outputs are shown as f0, f1, f3 in the timing diagram. The other 3 inputs, b1, b2, b3, are selectors and they represent clock pulses in the timing diagram and help to produce the output.

For instance, from the timing diagram if we notice 1st half of the clock period 10-20ns here b3=0, b2=1, b1=0 means the binary is 010 which is 2 in decimal.

It means the selector is 2 here so in the timing diagram we can see the final output f2 is 2. Again, for the 2nd half of the clock period 10-20ns b3=0, b2=1, b1=1 means the binary is 011 which is 3 in decimal.

It means the selector is 3 here so in the timing diagram we can see the final output f2 is 3.

And the rest of the timing diagram produces output f2 in this behaviour.

Lab Assignment 2

# **Problem 1:**

1. **Code:**

module problem3\_20101021(inp, out);

input [3:0]inp;

output reg[1:0]out;

always@ (inp)

casex(inp)

4'b1000: out=3;

4'bxx01: out=0;

4'bxx1x: out=1;


4'bx100: out=2;

endcase


endmodule

1. **Output:**


○ Verilog code



○ Compilation Report - Flow Summary (Compilation report of the .v file)



○ Simulation Report - Simulation Waveforms (Simulation report of the .vwf file)



1. **Explanation:**

Here, a priority encoder with a priority of w[3]>w[0]>w[1]>w[2] with ‘inp’ as the input and ‘out’ as the output.

In the simulation, we see that the encoder works by giving priority to w[3] before anything else means w[3] has the highest priority so when it will be kept set output ‘out’ will produce 1 as output.

When all other are off means 0, then the encoder chooses w[2] as it has the lowest priority.

The priority goes w[3] then w[0] then w[1] and w[2].

From the simulation we can see encoder outputs ‘0’ when input inp[3] is kept 0 and inp[0] is kept 1, and other 2 cycles for inp[1], inp[2] will be considered as don’t care here as they have lower priority than w[3].

And to produce ‘2’ as output from the simulation we can see inp[3], inp[0] are kept low as they have higher priority than inp[1] and inp[2] is don’t care here as it has lower priority. And this is how the entire simulation works.