
(10 points)

Draw the state diagram of a FSM that has an input D and output Z, such that the output is always equal to the input and delayed by 2 clock cycles.

Follow the sequential circuit design procedure using D flip flops design and implement the circuit.




	У ₁	x=0		x=1	
У2		y_2^+	y_1^+	y_2^+	y_1^+
0	0	0	0	1	0
0	1	0	0	1	0
1	0	0	1	1	1
1	1	0	1	1	1

$$\mathbf{y}_2^+ = \mathbf{x} = \mathbf{D}_2$$

$$y_1^+ = y_2^- = D_1^-$$

Problem 2 Problem ():



* Note: We ignored the part about explosing both pumps equally intensively.