
(a)
level-shifter delay (ns)
10^2
10^1
10^0
WL path
READ path
1 clock (10 ns)
> HV limit
2
4
V_{gate} (V)
(b)
BL crossing time (ns)
10^3
10^2
10^1
10^0
TDC read
LOD test
READ edge (+10 ns)
1
3
7
23
61
labels: LOD count (cycles)
drain-switch floor 0.46 ns
10^5
10^7
cell resistance R (Ω)