
(a)
column c (×64)
PWR_EN[c]
DIN[c]
TS_LS
(V_{drain})
SL[c]
BL[c]
1T1R
×64 rows
WLS[r]
RRAM
DFF
LS
V_{gate}
WL[r]
HV
300/450
BUF
MEM_OUT[8c+k] (TDC_SAMPLE ×8)
BLD
k=0
k=1
k=2
k=7
DRAIN$_{SL}$
DRAIN$_{BL}$
D Q
READ
LS
V_{gate}
TDC_DELAY (V_{DEL}), CLK_IN[7:0]
(b)
taps
PWR_EN
WLS→WL
DRAIN$_{SL}$
READ
BL
HRS → 11111111
LRS → 00000000
precharge
settle
offset