

# Feynman Gate

Sumanto Kar, INDIAN INSTITUTE OF TECHNOLOGY, BOMBAY

February 18, 2022

## Abstract

Reversible logic is very effective and important in the formation of low power circuit. The aim of low power VLSI circuits is to reduce the power dissipation. It is called reversible when it reverses the output. It is completely specified N-output, n-input Boolean function and it maps each output to a unique input and vice versa. The reversible logic operations do not remove the information and has zero heat dissipation. The circuit operates in a backward operation, allows reproducing the inputs from the outputs and consumes zero power. A Feynman Gate is one such reversible gate.[1]

## Reference Circuit




Figure 1: Reference circuit diagram.

## Reference Circuit Waveforms




Figure 2: Reference waveform.

## Reference Circuit Details

Feynman Gate is a  $2 \times 2$  reversible logic gate. The inputs are A, B, and the outputs are P, Q.  $P=A$  gives the outputs of this gate,  $Q=A \oplus B$ . Thus the input A gets passed to P and Q gives the output as an XOR of A and B. The Quantum cost of an FG is calculated to be 1. Fan-out is not used in reversible logic. Cab of the gate is used to get the desired net. The corresponding circuit using MOSFETs has been as shown. Here eight CMOS transistor has been used in this design. The model can be used as an improved EXOR gate with a reversibility feature. It can be easily verified from the output waveform that design works well for both forward and reverse directions. There is also a CMOS pass transistor as shown in the figure M5 and M6 to pass the inputs. [2]

## References

1. U. Kumar, L. Sahu and U. Sharma, "Performance evaluation of reversible logic gates," 2016 International Conference on ICT in Business Industry & Government (ICTBIG), 2016, pp. 1-4, doi: 10.1109/ICTBIG.2016.7892693.
2. A. K. Rajput, S. Chouhan and M. Pattanaik, "Low Power Boolean Logic Circuits using Reversible Logic Gates," 2019 International Conference on Advances in Computing, Communication and Control (ICAC3), 2019, pp. 1-6, doi: 10.1109/ICAC347590.2019.9036799.