


Sheet 6

- ① a) TST This is used to synchronize an external activity to the processor's internal operation after execution of the wait instruction.
- b) READY This is the acknowledgement from the slow device or memory chip.
- c) DT/R output signal from the processor to control the direction of data flow through the dual Transceivers.
- d) R145 it is used to enable data onto the most significant half of data bus D₈-D₁₅.
- e) INTR input signal used to inform the processor that a device requests an interrupt.
- f) HCDA output signal from the processor informing the DMA controller to use the bus for data transfer.



Date : ___ / ___ / ___

(3)

	A_{23}	A_{22}	A_{21}	A_{20}	A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8
start	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
end	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
start	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0
end	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0
start	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
end	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

(4) In full address decoding, all high-order address bits are used to decode different ranges uniquely. This scheme leads to precise allocation of address ranges in the whole memory.

In partial decoding, a subset of the high-order address bits is used to decode different ranges.