



Sheet 8


1. Explain briefly the function of the following signals of 8086
 - a. TEST
This is used to synchronize an external activity to the processor's internal operation after execution of the WAIT instruction
 - b. READY
This is the acknowledgment from the slow device or memory that they have completed the data transfer.
 - c. DT/R
Output signal from the processor to control the direction of data flow through the data transceivers
 - d. BHE
It is used to enable data onto the most significant half of data bus D_8-D_{15}
 - e. INTR
Input signal used to inform the processor that a device requests an interrupt
 - f. HLDA
Output signal from the processor informing the DMAC to use the bus for data transfer

2. For an 8086, draw a method of generating the read and write signals for memory and I/O under the isolated IO paradigm. Draw the circuit and specify the signals.

M/ \overline{IO}

\overline{RD}

\overline{WR}



3. Design decoder address that locates three block of memory
- 00 0000 → 7F FFFF
 - A0 8000 → A0 8FFF
 - F0 0000 → FF FFFF

Direction	A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A _{11-A₀}
start	0	0	0	0	0	0	0	0	0	0	0	0	0
end	0	1	1	1	1	1	1	1	1	1	1	1	1
start	1	0	1	0	0	0	0	0	1	0	0	0	0
end	1	0	1	0	0	0	0	0	1	0	0	0	1
start	1	1	1	1	0	0	0	0	0	0	0	0	0
end	1	1	1	1	1	1	1	1	1	1	1	1	1

4. What is the difference between Full address decoding and partial address decoding putting emphasis on the mirroring effect?

In full address decoding, all high-order address bits are used to decode different ranges uniquely. This scheme leads to precise allocating of address ranges inside the whole memory space.

In partial address decoding, a subset of the high-order address bits is used to decode different ranges. Since we are leaving a part of the high-order address that is not used either in the decoding or actual allocation, we create a mirroring effect where the allocated address range is repeated multiple times inside the memory space