Simple Monolength Instruction Set (SMIS)

User Manual

Architecture overview

REGISTERS

4-bit addressing, supporting up to 16 general-purpose registers
16-bit data, supporting an unsigned value of up to 65,535
R0 is a constant zero value, can be referenced with RZR
R15 is conventionally used for stack pointer, can be referenced with RSP
R14 is conventionally used for base pointer, can be referenced with RBP
R13 is conventionally used for link register, can be referenced with RLR

MEMORY

16-bit addressing, supporting up to 65,535 halfwords of memory 16-bit data, supporting an unsigned value of up to 65,535

FLAGS

Zero Flag (ZF) is set on any arithmetic instruction if the result is 0 Sign Flag (SF) is set on any arithmetic instruction if the result has a 1 in its MSB

SYNTAX

Registers: R<number 0-15>

Immediates: #<16-bit unsigned value>

Comments: //<comment text>

Labels: <label name>:

NOTES

All opcodes are 8 bits
Program is always assumed to begin at memory address 0x0

[I] SET	<dest reg=""></dest>	<immediate></immediate>	
[R] COPY	<dest reg=""></dest>	<source reg=""/>	
	_	-	
[R] ADD	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] SUBTRACT	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] MULTIPLY	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] DIVIDE	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] MODULO	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
	_		
[R] COMPARE	<op1 reg=""></op1>	<op2 reg=""></op2>	
[R] SHIFT-LEFT	<dest reg=""></dest>	<op1 reg=""></op1>	<shift reg=""></shift>
[R] SHIFT-RIGHT	<dest reg=""></dest>	<op1 reg=""></op1>	<shift reg=""></shift>
F-7			
[R] AND	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] OR	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] XOR	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] NAND	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] NOR	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 reg=""></op2>
[R] NOT	<dest reg=""></dest>	<op1 reg=""></op1>	
[I] ADD-IMM	adoct none	4an1 man>	40m2 imm>
[I] SUBTRACT-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] MULTIPLY-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] DIVIDE-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] MODULO-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] COMPARE-IMM	<op1 reg=""></op1>	<op2 imm=""></op2>	
223 - Communication	ομ <u>-</u> 9		
[I] SHIFT-LEFT-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<shift imm=""></shift>
[I] SHIFT-RIGHT-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<shift imm=""></shift>
	_		
[I] AND-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] OR-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] XOR-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] NAND-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
[I] NOR-IMM	<dest reg=""></dest>	<op1 reg=""></op1>	<op2 imm=""></op2>
F7			
[I] LOAD	<dest reg=""></dest>	<base reg=""/>	<offset imm=""></offset>
[I] STORE	<src reg=""></src>	<base reg=""/>	<offset imm=""></offset>
[J] JUMP	<dest label=""></dest>		
[J] JUMP-IF-ZERO	<dest label=""></dest>		
[J] JUMP-IF-ZERO	<dest label=""></dest>		
[J] JUMP-LINK	<dest label=""></dest>		
[O] JOHP-LINK	~uest tabet>		

[J] HALT

R(egister)-type: 4-bit destination register, 4-bit operand 1 register, 4-bit operand 2 register

Opcode F	RD.	ROp1	ROp2	
----------	-----	------	------	--

I(mmediate)-type: 4-bit arithmetic destination/memory source or destination register, 4-bit operand 1 or base address register, 16-bit operand 2 or offset immediate

Opcode RD / RM ROp1 / RI	IOp2 / IOffset
--------------------------	----------------

J(ump)-type: 16-bit destination immediate assembled from label

Opcode	Destination
--------	-------------

Clarifications:

- RD means "Register Destination."
- ROp1/2 mean "Register Operand 1/2."
- RM means "Memory Register" can either be source or destination for STORE or LOAD, respectively. These are usually referenced individually as "RSrc" or "RDest."
- RB means "Register Base Address," used in STORE and LOAD.
- IOp2 means "Immediate Operand 2." In SET, this can also just be referred to as "IVal," for "Immediate Value," as the instruction does not have a first operand.
- IOffset means "Immediate Address Offset," used in STORE and LOAD.
- Destination is the destination address of all J-Type instructions.