# Simple Monolength Instruction Set (SMIS)

## **User Manual**

## Architecture overview

#### **REGISTERS**

4-bit addressing, supporting up to 16 general-purpose registers
16-bit data, supporting an unsigned value of up to 65,535
R0 is a constant zero value, can be referenced with RZR
R15 is conventionally used for stack pointer, can be referenced with RSP
R14 is conventionally used for base pointer, can be referenced with RBP
R13 is conventionally used for link register, can be referenced with RLR

## **MEMORY**

16-bit addressing, supporting up to 65,535 halfwords of memory 16-bit data, supporting an unsigned value of up to 65,535

#### **SYNTAX**

Registers: R<number 0-15>

Immediates: #<16-bit unsigned value>

Comments: //<comment text>

Labels: <label name>:


#### **NOTES**

All opcodes are 8 bits
Program is always assumed to begin at memory address 0

```
[I] SET
[R] COPY
[R] ADD
                                                                                                                                                        <dest reg>
<dest reg>
                                                                                                                                                                                                                                                                               <op1 reg>
<op1 reg>
                                                                                                                                                                                                                                                                                                                                                                                                                     <op2 reg>
[I] ADD-IMM
                                                                                                                                                                                                                                                                                                                                                                                                                <op2 imm>
                                                                                                                                                                                                                                                                    <op1 reg>
<op> reg<op2 reg<op> reg<op2 reg<op2 reg<op2 reg<op2 reg<op2 reg<op2 reg<op2 reg<op> reg<op2 reg<op2 reg<op2 reg<op2 reg<op> reg<op2 reg<op2 reg<op> reg<op2 reg<op2 reg<op> reg<op2 reg<op2 reg<op> reg<op2 reg<op> reg<op2 reg<op> reg<op2 reg<op> reg<
                                                                                                                                            <dest reg>
                                                                                                                                                                                                                                                                                                                                                                                                         <op2 reg>
<op2 imm>
<op2 reg>
<op2 imm>
[R] SUBTRACT
[I] SUBTRACT-IMM
[R] MULTIPLY
[I] MULTIPLY-IMM
[R] DIVIDE
                                                                                                                                                                                                                                                                                                                                                                                                                 <op2 reg>
[I] DIVIDE-IMM
                                                                                                                                                                                                                                                                                     <op1 reg>
                                                                                                                                                                                                                                                                                                                                                                                                                     <op2 imm>
[R] COMPARE
                                                                                                                                                              <op1 reg>
                                                                                                                                                                                                                                                                                             <op2 reg>
[I] COMPARE-IMM
                                                                                                                                                                <op1 reg>
                                                                                                                                                                                                                                                                                      <op2 imm>
                                                                                                                                                     <dest reg>
<dest reg>
<dest reg>
                                                                                                                                                                                                                                                                             <op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
[R] SHIFT-LEFT
                                                                                                                                                                                                                                                                                                                                                                                                                     <shift reg>
[I] SHIFT-LEFT
[D] SHIFT-PTGHT
                                                                                                                                                                                                                                                                                                                                                                                                                <shift imm>
                                                                                                                                                                                                                                                                                                                                                                                                            <shift reg>
<shift imm>
[R] SHIFT-RIGHT
[I] SHIFT-RIGHT-IMM
                                                                                                                                                           <dest reg>
                                                                                                                                                                                                                                                        <op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<op1 reg>
<
                                                                                                                                                                                                                                                                                                                                                                                      <op2 reg>
<op2 imm>
<op2 imm>
<op2 reg>
<op2 imm>
<op2 reg>
<op2 imm>
<op2 reg>
<op2 imm>
[R] AND
                                                                                                                                                                  <dest reg>
[I] AND-IMM
                                                                                                                                                                 <dest reg>
                                                                                                                                        <dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
<dest reg>
</d>
</d>
</d>
</d>
[R] OR
[I] OR-IMM
[R] XOR
[I] XOR-IMM
[R] NAND
[I] NAND-IMM
                                                                                                                                                              <dest reg>
[R] NOR
[I] NOR-IMM
                                                                                                                                                                                                                                                                                                                                                                                                                    <op2 imm>
[R] NOT
                                                                                                                                                                 <dest reg>
                                                                                                                                                                                                                                                                                             <op1 reg>
                                                                                                                                                                <dest reg>
<src reg>
                                                                                                                                                                                                                                                                                              <base reg>
[I] LOAD
                                                                                                                                                                                                                                                                                                                                                                                                                         <offset imm>
[I] STORE
                                                                                                                                                                                                                                                                                                                                                                                                                        <offset imm>
[J] JUMP
                                                                                                                                                                <dest label>
[J] JUMP-LINK
                                                                                                                                                                 <dest label>
```

[J] HALT

R(egister)-type: 4-bit destination register, 4-bit operand 1 register, 4-bit operand 2 register



I(mmediate)-type: 4-bit arithmetic destination/memory source or destination register, 4-bit operand 1 or base address register, 16-bit operand 2 or offset immediate

Opcode RD / RM ROp1 / RB IOp2 / IOffset
---

J(ump)-type: 16-bit destination immediate assembled from label

Opcode	Destination
--------	-------------