

Data sheet acquired from Harris Semiconductor SCHS063

CD4094B Types

CMOS 8-Stage Shift-and-Store Bus Register

High-Voltage Types (20-Volt Rating)

■ CD4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.

Two serial outputs are available for cascading a number of CD4094B devices. Data is available at the QS serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the Q'S terminal on the next negative clock edge, provides a means for cascading CD4094B devices when the clock rise time is slow.


The CD4094B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).

Features:

- 3-state parallel outputs for connection to common bus
- Separate serial outputs synchronous to both positive and negative clock edges for cascading
- Medium speed operation -- 5 MHz at 10 V (typ.)
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range):
 1 V at V_{DD} = 5 V
 2 V at V_{DD} = 10 V
 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Serial-to-parallel data conversion
- Remote control holding register
- Dual-rank shift, hold, and bus applications







Fig. 1 - Terminal assignment.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT±10mA
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C 500mW
For T _A = +100°C to +125°C
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max






Fig. 3 - Timing diagram.

9205 25632

CD4094B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CUADACTEDISTIC	VDD	LIN			
CHARACTERISTIC	(V)	MIN.	MAX.	UNITS	
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	18	٧	
	5	125	_		
Data Setup Time, ts	10	55	_	ns	
	15	35	-	1	
	5	200	_		
Clock Pulse Width, tw	10	100		ns	
	15	83			
	5		1.25		
Clock Input Frequency, fcL	10	dc	2.5	MHz	
	15		3		
Clock Input Rise or Fall time,	5		15	T	
t _r CL, t _f CL:*	10 15	_	5 5	μs	
<i>(</i>	5	200	-		
Strobe Pulse Width, tw	10	80	-	ns	
	15	70	- 1		

^{*}If more than one unit is cascaded trCL (for Qs only) should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the output driving stage for the estimated capacitive load.




Fig. 5 — Minimum output low (sink) current characteristics.




Fig. 8 — Clock-to-serial output Q_S propagation delay vs C_L .




Fig. 6 — Typical output high (source) current characteristics.




Fig. 9 - Clock-to-serial output Q'S propagation delay vs C_L.

TRUTH TABLE

CL ^A Output Enable		Strobe	Data		railei tputs	Serial Outputs		
	3(1000	D4.0	Q1	QN	os.	0.2		
	0	х	Х	ОС	ос	Q7	NC	
🥄	0	×	х	ос	oc	NC	Q7	
<u></u>	- 1	0	х	NC:	NC	Q7	NC	
	111	1 1	Ö	0	QN-1	Q 7	NC	
<u>/</u>	1 -	1	1	1	QN-1	Q7	NC	
1	1	1	1	NC	NC	NC	Q7	

- * = Level Change X = Don't Care NC = No Change
- Logic 1 ≡ High Logic 0 ≡ Low
- NC = No Change OC = Open Circuit
- At the positive clock edge information in the 7th shift register stage is transferred to the 8th register stage and the OS output.




Fig. 4 — Typical output low (sink) current characteristics.

DRAIN-TO-SOURCE VOLTAGE (VDS)-V




Fig. 7 — Minimum output high (source) current characteristics.




Fig. 10 — Clock-to-parallel output propagation delay vs C_L.

CD4094B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	OITIO	ıs	LIMI	TS AT I	NDICAT	red te	MPERA	TURES	(°C)	UNITS
ISTIC	Vo	VIN	VDD				,		+25		UNITS
·	. (V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	-	0,5	5	5	5	150	150	_	0.04	5	
Current,	_	0,10	10	10	10	300	300	_	0.04	-10	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μA
	_	0,20	20	100	100	3000	3000	- ;	0.08	100] :
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-]
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	. 9.5	0,10	1,0	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1
TOH Min.	13.5 0,15 15 -4.2 -4 litage: - 0,5 5	-4	-2.8	-2.4	-3.4	-6.8					
Output Voltage:	1 -	0,5	5	0.05					0	0.05	
Output Voltage: Low-Level, VOL Max.	-	0,10	10	100	0	.05			0	0 0.05	,
AOL max.	_	0,15	15	0.05				- :	0	0.05	v
Output Voltage:		0,5	5	4.95				4.95	5	-	
High-Level,	-	0,10	10		9.95				10	-	
VOH Min.	_	0,15	15	14.95				14.95	15	-	
Input Low	0.5, 4.5	-	5		1	.5		_	_	1.5	
Voltage,	1, 9	-	10			3	-	_	_	3	}
VIL Max.	1.5,13.5	_	15		4					4	
Input High	0.5; 4.5	-	5		3.5				_		٧
Voltage,	1, 9	-	10	7				7		-	
VIH Min.	1.5,13.5	-	15			11		11		_	· ·
Input Current IJN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μА
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10~4	±0.4	μΑ




Fig. 14 - Remote control holding register.




Fig. 11 – Strobe-to-parallel output propagation delay vs C_L.




Fig. 12 — Output enable-to-parallel output propagation delay vs C_L .




Fig. 13 - Typical transition time vs. load capacitance.





Fig. 15 — Typical maximum-clock-frequency vs. supply voltage.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A=25^{\circ}C$; Input t_f , $t_f=20$ ns, $C_L=50$ pF, $R_L=200$ k Ω

Von		LIMITS				
(V)	MIN.	TYP.	MAX.	UNITS		
			†			
_		200	600	ļ		
1	_					
15		95	190	ns		
5		230	-			
1 -	_		1	ns ns		
15	_	75	150			
5		420	840			
10	_			ns		
15	_	135	270			
- 5	_	290	580			
10	_	145	290	ns		
15		100	200			
5	_	140	280			
10	-	60	120	ns		
15		45	90			
5		100	200			
10	-	50	100	ns		
15		40	80			
5	_	100	200			
	_	1 -		ns		
15		35	70			
5	-	100	200			
1	_	50	100	ns		
15		40	83			
5	-	60	125			
1 .	-	1	1	ns		
15		20	35			
5	-	100	200			
l				ns		
L		40				
		_	_	μs		
15	5			μз		
5	1.25	2.5				
	1	. 5	-	MHz		
15	3	6	_			
	1	5	7.5	pF		
	5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 5 10 15 10 15 10 15 10 15 10 15 10 10 10 10 10 10 10 10 10 10 10 10 10	(V) MIN. 5	(V) MIN. TYP. 5 - 300 10 - 125 15 - 95 5 - 230 10 - 110 15 - 125 5 - 420 10 - 195 15 - 135 5 - 290 10 - 145 15 - 140 10 - 60 15 - 100 10 - 50 15 - 100 10 - 50 15 - 100 10 - 50 15 - 100 10 - 50 15 - 100 10 - 50 15 - 100 10 - 50 <td>(V) MIN. TYP. MAX. 5 300 600 10 125 250 15 95 190 5 230 460 10 110 220 15 110 220 15 420 840 10 195 390 15 195 390 15 195 390 15 195 390 15 195 390 15 195 390 15 100 200 10 145 290 15 100 200 10 45 90 5 100 200 10 50 100 10</td>	(V) MIN. TYP. MAX. 5 300 600 10 125 250 15 95 190 5 230 460 10 110 220 15 110 220 15 420 840 10 195 390 15 195 390 15 195 390 15 195 390 15 195 390 15 195 390 15 100 200 10 145 290 15 100 200 10 45 90 5 100 200 10 50 100 10		






Fig. 16 – Dynamic power dissipation vs input clock frequency.




Fig. 17 — Quiescent device current test circuit.




Fig. 18 - Input voltage test circuit.





Fig. 19 - Input current test circuit.



Dimensions and Pad Layout for CD4094B Chip.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated