Natalius 8 bit RISC Processor

Fabio Andrés Guzmán Figueroa fabioandres.guzman@opencores.org fabio.guzmanf@upb.edu.co

1. Description:

Natalius is a compact, capable and fully embedded 8 bit RISC processor core described 100% in Verilog. It occupies about 268 Slices, 124 FF, 503 LUTs (4 input) in Xilinx Spartan3E1600 (around 1.67% slices). Natalius offers an assembler that can run on any python console. The instruction memory is implemented using two Xilinx BlockRAM Memories, it stores 2048 instructions, each instruction has a width of 16 bits (2048x16). Each instruction takes 3 clock cycles to be executed.

Features:

- 1. 8 Bit ALU
- 2. 8x8 Register File
- 3. 2048x16 Instruction Memory
- 4. 32x8 Ram Memory
- 5. 16x11 Stack Memory
- 6. Three CLK / Instruction
- 7. Carry and Zero flags
- 8. 8 bit Address Port (until 256 Peripherals)

2. Instruction Set:

Natalius contains the typical instruction set on a processor. These are: Memory access, arithmetic, logical and flow control, as described in Table 1. Detailed instruction set shown in Table 3.

Instruction	Description	Туре
ldi	load immediate	memory access
ldm	load from memory	memory access
stm	store to memory	memory access
cmp	compare	arithmetic
add	addition	arithmetic
sub	subtraction	arithmetic
and	logic and	logical
oor	logic or	logical
xor	logic xor	logical
jmp	jump	flow control
jpz	jump if zero	flow control
jnz	jump if no zero	flow control
јрс	jump if carry	flow control
jnc	jump if no carry	flow control
csr	call subrutine	flow control

Instruction	Description	Туре
ret	return subrutine	flow control
adi	add with imm	arithmetic
CSZ	csr if zero	flow control
cnz	csr if no zero	flow control
CSC	csr if carry	flow control
cnc	csr if no carry	flow control
sI0	shift left zero fill	logical
sl1	shift left one fill	logical
sr0	shift right zero fill	logical
sr1	shiftright one fill	logical
rrl	rotary register left	logical
rrr	rotay register right	logical
not	logic not	logical
nop	no operation	nop

Table 1. Natalius Instruction Set

3. Natalius Interface Signals:

The top-level interface signals to the Natalius Processor appear in Figure 1. and are described in Table 2.




Figure 1. Natalius interface connections

Signal	Direction	Description
clk	input	clock input: All Natalius registers are clocked from the rising clock edge
rst	input	reset input: To reset the Natalius processor, this rst is asynchronous input and it set program counter register to zero address
data_in[7:0]	input	Input data port: The data is captured on the rising edge of CLK (used in <i>Idm</i> instruction)
data_out[7:0]	output	Output data port: Output data appears on this port for three CLK cycles during a stm instruction, capture this data when write_e is high (uded in <i>stm</i> instruction)
port_addr[7:0]	output	Port address: This addresses the peripheral port to the input or output by instruction <i>Idm</i> or <i>stm</i>

Table 2. Interface signals descriptions

4. Organization of source codes:

The hierarchy of the files are shown in Figure 2.

Opcode	Instr	Description		Use
2	ldi	load immediate	ldi rd,imm	(rd=imm)
2		load from		
3	ldm	memory	ldm rd,port_add	
4	stm	store to memory	stm rd,port_add	
5	cmp	compare	cmp rd,rs	(affects carry and zero)
6	add	addition	add rd,rs	(rd=rd+rs)
7	sub	subtraction	sub rd,rs	(rd=rd-rs)
8	and	logic and	and rd,rs	(rd=rd and rs)
9	oor	logic or	oor rd,rs	(rd=rd or rs)
10	xor	logic xor	xor rd,rs	(rd=rd xor rs)
11	jmp	jump	<pre>jmp inst_addr</pre>	(pc=inst_addr)
12	jpz	jump if zero	jpz inst_addr	(pc=inst_addr if zero)
13	jnz	jump if no zero	jnz inst_addr	(pc=inst_addr if no zero)
14	јрс	jump if carry	jpc inst_addr	(pc=inst_addr if carry)
15	jnc	jump if no carry	jnc inst_addr	(pc=inst_addr if no carry)
16	csr	call subrutine	csr inst_addr	(pc=inst_addr) save pc+1 in stack
17	ret	return subrutine	ret	(pc=value stored in stack)
18	adi	add with imm	add rd,imm	<pre>(rd=rd+imm)</pre>
19	CSZ	csr if zero	csr inst_addr	(pc=inst_addr if zero) affects stack
20	cnz	csr if no zero	csr inst addr	(pc=inst addr if no zero) affects stack
21	CSC	csr if carry	csr inst addr	(pc=inst addr if carry) affects stack
22	cnc	csr if no carry	csr inst addr	(pc=inst addr if no carry) affects stack
23	sI0	shift left zero fill	sl0 rd	(rd <= {rd[6:0],0})
24	sl1	shift left one fill	sl1 rd	(rd <= {rd[6:0],1})
25	sr0	shift right zero fill	sr0 rd	(rd <= {0,rd[7:1]})
26	sr1	shiftright one fill	sr1 rd	(rd <= {1,rd[7:1])
27	rrl	rotary register left	rrl rd	(rd <= {rd[6:0],rd[7]})
28	rrr	rotay register right	rrr rd	(rd <= {rd[0],rd[7:1])
29	not	logic not	sub rd,rs	(rd=rd-rs)
30	nop	no operation	no operation	(take 3 clk)

Table 3. Detailed Instruction Set

5. Assembler script

The assembler script was written in *python*, you can download *python* for any operating system from: www.python.org. How to use the script from the console is as follows:




Figure 2. Source files hierarchy for Natalius processor and reference design

```
./assembler.py code.asm (linux) python assembler.py code.asm (win cmd)
```

Where "code.asm" is the file that will be assembled. The output file is named: "instructions.mem", <u>and</u> <u>it must be included on the same route where the source codes are</u>, because the hardware description of the instruction memory (instruction_memory.v) is needed.

It is also possible an assembled view line by line, this option is possible by adding the flag [-s] as shown below:

```
./assembler.py -s code.asm (linux)
python assembler.py -s code.asm (win cmd)
```

5.1 Example

Consider the following code:

```
csr negro
jmp end

negro stm r0,32
ldi r1,80
ldi r2,60
ldi r3,0
ldi r4,0
cmp r4,r1
jpz inc_fil
stm r3,64
```

```
stm r4,32
adi r4,1
jmp nextc
inc_fil ldi r4,0
cmp r3,r2
jpz fneg
adi r3,1
jmp nextc
fneg ret
```

The above code is saved in the file "example.asm". When running the line: ./assembler.py -s example.asm

the console displays the following:

addr	inst	asm	
0	8002	csr	2
1	5801	jmp	1
2	2020	stm	r0,32
3	1150	ldi	r1,80
4	123C	ldi	r2,60
5	1300	ldi	r3,0
6	1400	ldi	r4,0
7	2C20	cmp	r4,r1
8	600D	jpz	13
9	2340	stm	r3,64
10	2420	stm	r4,32
11	9401	adi	r4,1
12	5807	jmp	7
13	1400	ldi	r4,0
14	2B40	cmp	r3,r2
15	6012	jpz	18
16	9301	adi	r3,1
17	5807	jmp	7
18	8800	ret	

6. Reference Design:

The reference design is the implementation of the classic video game (pong) using the processor Natalius. The architecture of this design is shown in Figure 3, a photo of the game in action is shown in Figure 4.




Figure 3. Hardware architecture of reference design (pong video game)





Figure 4. Reference design implementation on Spartan 3E 1600E Starter Kit Board

ANNEX (Pong assembler code)

	ldi r0,0				moli
	csr negro				r2,21
	ldi r1,25				r2,22
	stm r1,21				r5,32
	stm r1,22				r6,4
	ldi r1,5				r6,r5
	stm r1,11			sr0	r6
	ldi r1,75			sr0	
	stm r1,12			ldi	r7,8
	stm r0,5			and	r7,r5
	stm r0,6			sr0	r7
	ldi r1,1			sr0	r7
	stm r0,8			sr0	r7
	stm r1,9			csr	moli
punto	ldi r1,40			stm	r2,22
	stm r1,10			csr	cobo
	ldi r1,30			csr	mobo
	stm r1,20			ldm	r1,11
	csr dbl			ldm	r2,21
	csr dbl			ldi	r4,7
	csr dbl			csr	lineav
	csr dbl			ldm	r1,12
	csr dbl			ldm	r2,22
	csr dbl			ldi	r4,7
	csr dbl			csr	lineav
	csr dbl			csr	bola
	csr dbl			csr	delay
	csr dbl			csr	delay
	csr dbl			csr	delay
	csr dbl			csr	delay
	csr dbl			ldi	r7,1
	csr dbl				r7,128
inicio	csr marca				r0,128
	csr vermarc				inicio
	csr negro	(r1,0
	csr marca		-		r2,0
	ldm r2,21				r3,255
	ldm r5,32	Ţ			r1,r3
	ldi r6,1	1	-	-	pat03
	and r6, r5	1			r2, r3
	ldi r7,2	1	-	_	pat01
	and r7, r5				r2,1
	sr0 r7				pat02
	OTO T/			שוויע	Pacoz

	ئام م	1 1		ئا م	C 1
pat01		r1,1			r6,1
		r2,0			r6,5
		pat04			r0,9
pat03	ret		0.5		punto
bola		r1,10	comp05	_	r2,r7
		r2,20		_	comp06
		r4,7			r6,1
		r1,32			r6,8
	stm	r2,64	comp06	cmp	r2,r4
	stm	r4,96		jnz	comp07
	csr	we		stm	r0,8
	ret		comp07	ldm	r3,11
mobo	ldm	r1,10		ldm	r4,21
	ldm	r2,20		adi	r3,1
	ldm	r3,8		cmp	r1,r3
	ldm	r4,9		jnz	comp08
	ldi	r5,1		cmp	r2,r4
	cmp	r3,r5		jpz	comp09
	jpz	comp12		adi	r4,1
	sub	r2, r5		cmp	r2,r4
	jmp	comp13		jpz	comp09
comp12		r2,1			r4,1
comp13		r4, r5			r2,r4
_	_	comp14		_	comp09
	_	r1,1			r4,1
		comp15			r2,r4
comp14		r1, r5		_	comp09
comp15		r1,10			r4,1
-		r2,20			r2,r4
	ret	·		_	comp09
cobo		r1,10			r4,1
		r2,20			r2,r4
		r3,78		_	comp08
		r4,58	comp09	_	r6,1
		r7,2	1		r6,9
		r1,r7	comp08		r3,12
	_	comp04	compos		r6,1
	_	r6,6			r4,22
		r6,1			r4,r6
		r6,6			r1, r3
		r6,1			comp10
		r6,9		_	r2, r4
		punto		_	comp11
comp04		r1,r3			r4,1
r odinoo	_	comp05			r2, r4
	_	r6,5		_	comp11
	± ann	10,0		ے ہے ر	COMPIT

	adi r4,1		csr lineav
	cmp r2, r4	gana1	jmp gana1
	jpz comp11	comp01	ldi r3,6
	adi r4,1	1	cmp r2, r3
	cmp r2, r4		jnz comp02
	jpz comp11		ldm r1,11
	adi r4,1		ldm r2,21
	cmp r2, r4		ldi r4,4
	jpz comp11		csr lineav
	adi r4,1	gana2	jmp gana2
	cmp r2, r4	comp02	ret
	jnz comp10	lineav	ldi r3,5
comp11	stm r0,9		add r3,r2
comp10	ret	con	cmp r2, r3
moli	ldi r3,1		jnc ter
	ldi r4,55		stm r2, 64
	ldi r5,2		stm r1, 32
	cmp r6, r3		stm r4, 96
	jnz comp03		csr we
	cmp r2,r3		adi r2,1
	jpz finmol		jmp con
	sub r2,r5	ter	ret
comp03	cmp r7, r3	negro	ldi r7,1
_	jnz finmol	-	stm r7,160
	cmp r2, r4		stm r0,96
	jpz finmol		ldi r1,80
	add r2,r5		ldi r2,60
finmol	ret		ldi r3,0
marca	ldm r5,5		ldi r4,0
	ldi r1,19	nextc	cmp r4,r1
	ldi r2,5		<pre>jpz inc_fil</pre>
	ldi r4,6		stm r3,64
	csr impnum		stm r4,32
	ldm r5,6		adi r4,1
	ldi r1,57		jmp nextc
	ldi r2,5	inc_fil	ldi r4,0
	csr impnum		cmp r3,r2
	ret		jpz fneg
vermarc	ldm r1,5		adi r3,1
	ldm r2,6		jmp nextc
	ldi r3,6	fneg	stm r0,160
	cmp r1,r3		ret
	jnz comp01	we	ldi r7,1
	ldm r1,12		stm r7,160
	ldm r2,22		ldi r7,0
	ldi r4,4		stm r7,160

	ret			sub	r1,r7
dbl	csr de	elay		ret	
	csr de	elay	segc	ldi	r7,2
	csr de	elay		add	r1,r7
	ldm r1	.,11		add	r2,r7
	ldm r2	2,21		csr	segv
	ldi r4	1,2		ldi	r7,2
	csr li	neav		sub	r1,r7
	ldm r1	.,12		sub	r2,r7
	ldm r2	2,22		ret	
	ldi r4	1,2	segd	ldi	r7,4
	csr li	neav		adi	r2,4
	csr bo	ola		csr	segh
	ret			ldi	r7,4
segh	ldi r3	3,3		sub	r2,r7
	add r3	3,r1		ret	
pon1	cmp r1	.,r3	sege	ldi	r7,2
	jpz me	er1		adi	r2,2
	stm r2	2, 64		csr	segv
	stm r1	., 32		ldi	r7,2
	stm r4	1, 96		sub	r2,r7
	csr we			ret	
	adi r1	.,1	segf	csr	segv
	jmp po	on1		ret	
mer1	ldi r3		segg		r7,2
	sub r1	.,r3		adi	r2,2
	ret				segh
segv	ldi r3				r7,2
	add r3			sub	r2,r7
pon2	cmp r2			ret	
	jpz me		impnum		r7,1
	stm r2			_	r5,r7
	stm r1				num01
	stm r4				r7,4
	csr we			_	r5,r7
	adi r2			jpz	num01
	jmp po				sega
mer2	ldi r3		num01		r7 , 5
	sub r2	2,r3		_	r5,r7
	ret				num02
sega	csr se	egh			r7,6
	ret			_	r5,r7
segb	ldi r7				num02
	add r1				segb
	csr se	-	num02		r7,2
	ldi r7	1, 2		cmp	r5,r7

```
jpz num03
           csr segc
num03
           ldi r7,1
           cmp r5, r7
           jpz num04
           ldi r7,4
           cmp r5, r7
           jpz num04
           ldi r7,7
           cmp r5, r7
           jpz num04
           csr segd
           ldi r7,0
num04
           cmp r5, r7
           jpz num05
           ldi r7,2
           cmp r5, r7
           jpz num05
           ldi r7,6
           cmp r5, r7
           jpz num05
           ldi r7,8
           cmp r5, r7
           jnz num06
num05
           csr sege
num06
           ldi r7,1
           cmp r5, r7
           jpz num07
           ldi r7,2
           cmp r5, r7
           jpz num07
           ldi r7,3
           cmp r5,r7
           jpz num07
           ldi r7,7
           cmp r5, r7
           jpz num07
           csr segf
           ldi r7,0
num07
           cmp r5, r7
           jpz num08
           ldi r7,1
           cmp r5, r7
           jpz num08
           csr segg
num08
           ret
```