

63	31	15	7	0	
%rax	%eax	%ax	%al		Return value
%rbx	%ebx	%bx	%bl		Callee saved
%rcx	%ecx	%cx	%cl		4th argument
%rdx	%edx	%dx	%dl		3rd argument
%rsi	%esi	%si	%sil		2nd argument
%rdi	%edi	%di	%dil		1st argument
%rbp	%ebp	%bp	%bpl		Callee saved
%rsp	%esp	%sp	%spl		Stack pointer
%r8	%r8d	%r8w	%r8b		5th argument
%r9	%r9d	%r9w	%r9b		6th argument
%r10	%r10d	%r10w	%r10b		Caller saved
%r11	%r11d	%r11w	%r11b		Caller saved
%r12	%r12d	%r12w	%r12b		Callee saved
%r13	%r13d	%r13w	%r13b		Callee saved
%r14	%r14d	%r14w	%r14b		Callee saved
%r15	%r15d	%r15w	%r15b		Callee saved




Figure 3.2 Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

Type	Form	Operand value	Name
Immediate	$\$Imm$	Imm	Immediate
Register	r_a	$R[r_a]$	Register
Memory	Imm	$M[Imm]$	Absolute
Memory	(r_a)	$M[R[r_a]]$	Indirect
Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement
Memory	(r_b, r_i)	$M[R[r_b] + R[r_i]]$	Indexed
Memory	$Imm(r_b, r_i)$	$M[Imm + R[r_b] + R[r_i]]$	Indexed
Memory	$(, r_i, s)$	$M[R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(, r_i, s)$	$M[Imm + R[r_i] \cdot s]$	Scaled indexed
Memory	(r_b, r_i, s)	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

C declaration	Intel data type	Assembly-code suffix	Size (bytes)
char	Byte	b	1
short	Word	w	2
int	Double word	l	4
long	Quad word	q	8
char *	Quad word	q	8
float	Single precision	s	4
double	Double precision	l	8

Operand size (bits)	Argument number					
	1	2	3	4	5	6
64	%rdi	%rsi	%rdx	%rcx	%r8	%r9
32	%edi	%esi	%edx	%ecx	%r8d	%r9d
16	%di	%si	%dx	%cx	%r8w	%r9w
8	%dil	%sil	%dl	%cl	%r8b	%r9b

Instruction	Effect	Description
mov	$S, D \quad D \leftarrow S$	Move
movb		Move byte
movw		Move word
movl		Move double word
movq		Move quad word
movabsq	$I, R \quad R \leftarrow I$	Move absolute quad word

Instruction	Effect	Description
pushq	$S \quad R[\%rsp] \leftarrow R[\%rsp] - 8;$ $M[R[\%rsp]] \leftarrow S$	Push quad word
popq	$D \leftarrow M[R[\%rsp]]; \quad R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

Instruction	Effect	Description
leaq <i>S, D</i>	$D \leftarrow \&S$	Load effective address
INC <i>D</i>	$D \leftarrow D+1$	Increment
DEC <i>D</i>	$D \leftarrow D-1$	Decrement
NEG <i>D</i>	$D \leftarrow -D$	Negate
NOT <i>D</i>	$D \leftarrow \sim D$	Complement
ADD <i>S, D</i>	$D \leftarrow D + S$	Add
SUB <i>S, D</i>	$D \leftarrow D - S$	Subtract
IMUL <i>S, D</i>	$D \leftarrow D * S$	Multiply
XOR <i>S, D</i>	$D \leftarrow D \wedge S$	Exclusive-or
OR <i>S, D</i>	$D \leftarrow D \vee S$	Or
AND <i>S, D</i>	$D \leftarrow D \& S$	And
SAL <i>k, D</i>	$D \leftarrow D \ll k$	Left shift
SHL <i>k, D</i>	$D \leftarrow D \ll k$	Left shift (same as SAL)
SAR <i>k, D</i>	$D \leftarrow D \gg_{\text{A}} k$	Arithmetic right shift
SHR <i>k, D</i>	$D \leftarrow D \gg_{\text{L}} k$	Logical right shift

Instruction	Synonym	Jump condition	Description
jmp <i>Label</i>		1	Direct jump
jmp <i>*Operand</i>		1	Indirect jump
je <i>Label</i>	jz	ZF	Equal / zero
jne <i>Label</i>	jnz	\sim ZF	Not equal / not zero
js <i>Label</i>		SF	Negative
jns <i>Label</i>		\sim SF	Nonnegative
jg <i>Label</i>	jnl	\sim (SF \wedge OF) & \sim ZF	Greater (signed >)
jge <i>Label</i>	jnl	\sim (SF \wedge OF)	Greater or equal (signed >=)
jl <i>Label</i>	jnge	SF \wedge OF	Less (signed <)
jle <i>Label</i>	jng	(SF \wedge OF) \vee ZF	Less or equal (signed <=)
ja <i>Label</i>	jnb	\sim CF & \sim ZF	Above (unsigned >)
jae <i>Label</i>	jnb	\sim CF	Above or equal (unsigned >=)
jb <i>Label</i>	jnae	CF	Below (unsigned <)
jbe <i>Label</i>	jna	CF \vee ZF	Below or equal (unsigned <=)

Instruction	Synonym	Move condition	Description
cmovz <i>S, R</i>	cmovz	ZF	Equal / zero
cmovne <i>S, R</i>	cmovnz	\sim ZF	Not equal / not zero
cmovs <i>S, R</i>		SF	Negative
cmovns <i>S, R</i>		\sim SF	Nonnegative
cmovg <i>S, R</i>	cmovnl	\sim (SF \wedge OF) & \sim ZF	Greater (signed >)
cmovge <i>S, R</i>	cmovnl	\sim (SF \wedge OF)	Greater or equal (signed >=)
cmovl <i>S, R</i>	cmovnge	SF \wedge OF	Less (signed <)
cmovle <i>S, R</i>	cmovng	(SF \wedge OF) \vee ZF	Less or equal (signed <=)
cmova <i>S, R</i>	cmovnbe	\sim CF & \sim ZF	Above (unsigned >)
cmovae <i>S, R</i>	cmovnb	\sim CF	Above or equal (Unsigned >=)
cmovb <i>S, R</i>	cmovnae	CF	Below (unsigned <)
cmovbe <i>S, R</i>	cmovna	CF \vee ZF	Below or equal (unsigned <=)

Figure 3.18 The conditional move instructions. These instructions copy the source value *S* to its destination *R* when the move condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.

Instruction	Synonym	Effect	Set condition
sete <i>D</i>	setz	$D \leftarrow$ ZF	Equal / zero
setne <i>D</i>	setnz	$D \leftarrow \sim$ ZF	Not equal / not zero
sets <i>D</i>		$D \leftarrow$ SF	Negative
setns <i>D</i>		$D \leftarrow \sim$ SF	Nonnegative
setg <i>D</i>	setnle	$D \leftarrow \sim$ (SF \wedge OF) & \sim ZF	Greater (signed >)
setge <i>D</i>	setnl	$D \leftarrow \sim$ (SF \wedge OF)	Greater or equal (signed >=)
setl <i>D</i>	setnge	$D \leftarrow$ SF \wedge OF	Less (signed <)
setle <i>D</i>	setng	$D \leftarrow$ (SF \wedge OF) \vee ZF	Less or equal (signed <=)
seta <i>D</i>	setnbe	$D \leftarrow \sim$ CF & \sim ZF	Above (unsigned >)
setae <i>D</i>	setnb	$D \leftarrow \sim$ CF	Above or equal (unsigned >=)
setb <i>D</i>	setnae	$D \leftarrow$ CF	Below (unsigned <)
setbe <i>D</i>	setna	$D \leftarrow$ CF \vee ZF	Below or equal (unsigned <=)

Figure 3.14 The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have “synonyms,” that is, alternate names for the same machine instruction.

Instruction	Based on	Description
CMP <i>S₁, S₂</i>	$S_2 - S_1$	Compare
cmpb		Compare byte
cmpw		Compare word
cmpd		Compare double word
cmpq		Compare quad word
TEST <i>S₁, S₂</i>	$S_1 \& S_2$	Test
testb		Test byte
testw		Test word
testd		Test double word
testq		Test quad word

Instruction	Effect	Description
MOVS <i>S, R</i>	$R \leftarrow$ SignExtend(<i>S</i>)	Move with sign extension
movsbw		Move sign-extended byte to word
movsbl		Move sign-extended byte to double word
movswl		Move sign-extended word to double word
movsbq		Move sign-extended byte to quad word
movswq		Move sign-extended word to quad word
movslq		Move sign-extended double word to quad word
cltq	$\%rax \leftarrow$ SignExtend($\%eax$)	Sign-extend $\%eax$ to $\%rax$

Instruction	Effect	Description
MOVZ <i>S, R</i>	$R \leftarrow$ ZeroExtend(<i>S</i>)	Move with zero extension
movzwb		Move zero-extended byte to word
movzbl		Move zero-extended byte to double word
movzwl		Move zero-extended word to double word
movzbq		Move zero-extended byte to quad word
movzwq		Move zero-extended word to quad word