

Figure 3.2 Integer registers. The low-order portions of all 16 registers can be accessed as byte, word (16-bit), double word (32-bit), and quad word (64-bit) quantities.

Type	Form	Operand value	Name
Immediate	\$Imm	Imm	Immediate
Register	r_a	$R[r_a]$	Register
Memory	Imm	M[Imm]	Absolute
Memory	(r_a)	$M[R[r_a]]$	Indirect
Memory	$Imm(r_b)$	$M[Imm + R[r_b]]$	Base + displacement
Memory	(r_b,r_i)	$M[R[r_b] + R[r_i]]$	Indexed
Memory	$lmm(r_b, r_i)$	$M[Imm + R[r_h] + R[r_i]]$	Indexed
Memory	$(,r_i,s)$	$M[R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(,r_i,s)$	$M[Imm + R[r_i] \cdot s]$	Scaled indexed
Memory	$(\mathbf{r}_b, \mathbf{r}_i, s)$	$M[R[r_b] + R[r_i] \cdot s]$	Scaled indexed
Memory	$Imm(r_b, r_i, s)$	$M[Imm + R[r_b] + R[r_i] \cdot s]$	Scaled indexed

Figure 3.3 Operand forms. Operands can denote immediate (constant) values, register values, or values from memory. The scaling factor s must be either 1, 2, 4, or 8.

C declaration	Intel data type	Assembly-code suffix	Size (bytes)
char	Byte	Ъ	1
short	Word	w	2
int	Double word	1	4
long	Quad word	q	8
char *	Quad word	q	8
float	Single precision	8	4
double	Double precision	1	8

Operand			Argumen	nt number	Г	
size (bits)	1	2	3	4	5	6
64	%rdi	%rsi	%rdx	%rcx	%r8	%r9
32	%edi	%esi	%edx	%ecx	%r8d	%r9d
16	%di	%si	%dx	%cx	%r8w	%r9w
8	%dil	%sil	%dl	%c1	%r8b	%r9b

Instruction	ı	Eſ	fect		Description
MOV	S, D	D	←	S	Move
movb					Move byte
movw					Move word
movl					Move double word
movq					Move quad word
movabsq	I, R	R	←	1	Move absolute quad word

Instruction	Effect	Description
pushq S	$R[\%rsp] \leftarrow R[\%rsp] - 8;$	Push quad word
popq D	$M[R[\%rsp]] \leftarrow S$ $D \leftarrow M[R[\%rsp]];$ $R[\%rsp] \leftarrow R[\%rsp] + 8$	Pop quad word

Instru	ction	Effect	Doministica	Inst	ruction	Synonym	Jump condition	Description
11131111	CHOII	Effect	Description		- uction	Synonym	Jump condition	Description
leaq	S, D	$D \leftarrow \&S$	Load effective address	jmp	Label		1	Direct jump
INC	D	$D \leftarrow D+1$	Increment	jmp	*Operand		1	Indirect jump
DEC	D	$D \leftarrow D-1$	Decrement	jе	Label	jz	ZF	Equal / zero
NEG NOT	D D	$D \leftarrow -D$ $D \leftarrow \sim D$	Negate Complement	jne	Label	jnz	~ZF	Not equal / not zero
ADD	S, D	$D \leftarrow D + S$	A .1.1	js	Label		SF	Negative
SUB	S, D	$D \leftarrow D + S$ $D \leftarrow D - S$	Add Subtract	jns	Label		~SF	Nonnegative
IMUL.	S, D	$D \leftarrow D * S$	Multiply	jg	Label	jnle	~(SF ^ OF) & ~ZF	Greater (signed >)
XOR	S, D	$D \leftarrow D \cap S$	Exclusive-or	jge	Label	jnl	~(SF ^ OF)	Greater or equal (signed >=)
OR	S, D	$D \leftarrow D \mid S$	Or	jl	Label	jnge	SF - OF	Less (signed <)
AND	S, D	$D \leftarrow D \& S$	And	jle	Label	jng	(SF ^ OF) ZF	Less or equal (signed <=)
SAL	k, D	$D \leftarrow D << k$	Left shift	ja	Label	jnbe	~CF & ~ZF	Above (unsigned >)
SHL	k, D	$D \leftarrow D << k$	Left shift (same as SAL)	jae	Label	jnb	~CF	Above or equal (unsigned >=)
SAR	k, D	$D \leftarrow D >>_{\Lambda} k$	Arithmetic right shift	jb	Label	jnae	CF	Below (unsigned <)
SHR	k, D	$D \leftarrow D >>_{L} k$	Logical right shift	jbe	Label	jna	CF ZF	Below or equal (unsigned <=)

Instructi	on	Synonym	Move condition	Description
cmove	S. R	cmovz	ZF	Equal / zero
cmovne	S, R	cmovnz	~ZF	Not equal / not zero
cmovs	S, R		SF	Negative
cmovns	S, R		-SF	Nonnegative
cmovg	S, R	cmovnle	~(SF ^ OF) & ~ZF	Greater (signed >)
cmovge	S, R	cmovnl	~(SF ^ OF)	Greater or equal (signed >=)
cmovl	S, R	cmovnge	SF ^ OF	Less (signed <)
cmovle	S, R	cmovng	(SF ^ OF) ZF	Less or equal (signed <=)
cmova	S, R	cmovnbe	-CF & -ZF	Above (unsigned >)
cmovae	S, R	cmovnb	~CF	Above or equal (Unsigned >=)
cmovb	S, R	cmovnae	CF	Below (unsigned <)
cmovbe	S, R	cmovna	CF ZF	Below or equal (unsigned <=)

Figure 3.18 The conditional move instructions. These instructions copy the source value S to its destination R when the move condition holds. Some instructions have "synonyms," alternate names for the same machine instruction.

Instruc	tion	Synonym	Effect	Set condition
sete	D	setz	D ← ZF	Equal / zero
setne	D	setnz	$D \leftarrow \text{~~ZF}$	Not equal / not zero
sets	D		$D \leftarrow \text{SF}$	Negative
setns	D		$D \leftarrow \text{SF}$	Nonnegative
setg	D	setnle	D ← ~ (SF ^ OF) & ~ZF	Greater (signed >)
setge	D	setnl	$D \leftarrow \sim (SF \cap OF)$	Greater or equal (signed >=)
setl	D	setnge	$D \leftarrow SF \cap OF$	Less (signed <)
setle	D	setng	$D \leftarrow (SF \cap OF) \mid ZF$	Less or equal (signed <=)
seta	D	setnbe	$D \leftarrow \text{~~CF \& ~ZF}$	Above (unsigned >)
setae	D	setnb	$D \leftarrow \text{-cf}$	Above or equal (unsigned >=)
setb	D	setnae	$D \leftarrow \mathtt{CF}$	Below (unsigned <)
setbe	D	setna	$D \leftarrow \text{CF} \mid \text{ZF}$	Below or equal (unsigned <=)

Figure 3.14 The SET instructions. Each instruction sets a single byte to 0 or 1 based on some combination of the condition codes. Some instructions have "synonyms," that is, alternate names for the same machine instruction.

Instructio	n	Based on	Description
CMP	S_1, S_2	$S_2 - S_1$	Compare
cmpb			Compare byte
cmpw			Compare word
cmpl			Compare double word
cmpq			Compare quad word
TEST	S_1, S_2	$S_1 \& S_2$	Test
testb			Test byte
testw			Test word
testl			Test double word
testq			Test quad word

$R \leftarrow SignExtend(S)$ Move with sign extension
Move sign-extended byte to word
Move sign-extended byte to double word
Move sign-extended word to double word
Move sign-extended byte to quad word
Move sign-extended word to quad word
Move sign-extended double word to quad word
%rax ← SignExtend(%eax) Sign-extend %eax to %rax

Instruction	Effect		Description
MOVZ S, R	$R \leftarrow$	$R \leftarrow \operatorname{ZeroExtend}(S)$	Move with zero extension
movzbw			Move zero-extended byte to word
movzbl			Move zero-extended byte to double word
movzwl			Move zero-extended word to double word
movzbq			Move zero-extended byte to quad word
pwzvom			Move zero-extended word to quad word