FemtoRV32

Omar Elfouly Bavly Remon

November 5, 2023

Abstract

In this project we are creating a miniature version of an RV32i Processor. In this milestone we create a single cycle implementation but will be implementing a pipelined implementation in the near future. In this paper we will discuss the abillities and limitations of our processor, aswell as the whole development cycle including designing and testing.

1 Introduction

During this milestone, we were tasked to implement a single cycle RV32 processor that supports up all 40 RISC-V instructions that are included in figure 1. They are all implemented according to the specification document provided. There is an exception however in the ECALL, EBREAK and FENCE instructions such that ECALL and FENCE would be interpreted as a pass or a NOP instruction while EBREAK would halt execution of the problem such that the program counter wouldn't increment anymore. It is also worth mentioning that we will have 2 separate memories for data and instructions due to structural hazards in the single cycle implementation, this would change when we implement the pipeline.

2 Development

2.1 Design and Implementation

We started off the design process by using the data path that we were given during classes and later implemented in our labs. This Data path only supported 7 instructions out of the 40 required (Beq, LW, SW, ADD, SUB, AND, OR) but it contained some of the main components that we needed in the full data path, these included the PC, Instruction memory, Register file, ALU, Data Memory, and some basic implementation to support branching. So we already had these major components available and connected we only needed to modify some of them like the ALU and the Data Memory to allow us to execute all the other 40 instructions.

We were provided with some helping code that we integrated into our initial design. We were given a ready made immediate Generator that we fully integrated into our data path

and made minor changes to our data path like removing the 1 bit shifter for example as the new IMMGen already did that. We then made use of the ALU module provided, however, we made some minor changes to it. The ALU made use of a shifter module to support some of the shifting instructions, however, this module was not implemented so instead of implementing it, we decided to do the shifting operations inside the ALU itself instead of using the shifter module. This was a design choice we made as it improves readability and removes any risks of errors while integrating the new hardware. As an example, this choice allowed us to quickly implement a fix to an error with one of the shifting instructions and made it easier for us to spot the error. We were also provided with a very handy document that included useful macros that we implemented throughout our whole code which helped us in testing, debugging and also implementing new hardware.

Moving on to the new hardware we that we added on top of the old implementation in figure 3. The main additions to the data path are a 4X1 MUX at the input to the write data of the register file, 2 2X1 MUXes that control the input to the PC and a Branch control unit along with simple logic that detects JAL and JALR instructions that control the PC input MUXes. Starting off with the register file write data MUX, it chooses between PC+4, PC+IMM, IMM, or the output of the original memtoreg mux, this mux is controlled by a signal produced by the control unit. Next we have Branch control unit which takes in the control unit branch signal as well as all the flags from the alu and func 3 to decide which branch is being excuted and whether to update PC, it produced a signal that is the ORed with simple logic to check if its a JAL or JALR, and then we check to see if its a JALR. All these sinals are then used to choose between PC + imm, PC+ 4 and ALU out. So that concludes all the additional hardware we added to the data path, the other changes would be in the components them selves mainly the control unit to handle all the new signals and the ALU control unit to match the new ALU. Also to implement the EBREAK we use one of it bits to control the PC load signal so when we excute the instruction it turns of the PC load signal.

2.2 Challenges and Solutions

The main issues we faced were in creating the control signals that controlled everything including the ALU control signals but after deep analysis of the control signals we already had and how they worked we were able to modify it accordingly and produce our own signals.

3 Testing

To test our processor, we decided to take a more rigorous approach and test each instruction individually and include multiple test cases that made use of all the different ways of using an instruction like using positive / negative number, using 0 and so on. We have included our Instruction memory that contains all the test cases that we used along with comments of the expected outputs. initial begin // readmemh("../Test/Hex/test1_mem.hex", mem); // 32'b00000000000011001000000110111; //luix1, 100mem[7], mem[6], mem[5], mem[4] = 32'b1111111111111001110000100110111; //luix2, -100mem[11], mem[10], mem[9], mem[8] = 32'b000000000000000000000000110110111; //luix3, 0

//AUIPC mem[15], mem[14], mem[13], mem[12] = 32'b000000000000000001010010010111; //auipc

```
x9, 1 \text{ mem}[19], \text{mem}[18], \text{mem}[17], \text{mem}[16] = 32\text{'b}00000000000000000000001000010111; } //\text{auipc}
x4, -100
     //JAL mem[27], mem[26], mem[25], mem[24] = 32'b000000001000000000000111101111;
// \text{ jal x5, 8 mem} [31], \text{mem} [30], \text{mem} [29], \text{mem} [28] = 32\text{'b}000000001000000000000111011111};
//{\rm jal} \ {\rm x5}, -4
     //JALR mem[39], mem[38], mem[37], mem[36] = 32'b00000000110000101000001101100111; //jalr mem[39], me
x6, 12(x5) \text{ mem}[47], \text{mem}[46], \text{mem}[45], \text{mem}[44] = 32'b000000000000110000001111100111; //jalr
x7, 0(x6) \text{ mem}[43], \text{mem}[41], \text{mem}[40] = 32'b00000000000111000010001100111; //jalr
x8, 0(x7)
     //BEQ mem[51], mem[50], mem[49], mem[48] = 32'b0000000011100110000011001100011; //beq
x6, x7, 12 \text{ mem}[55], \text{mem}[54], \text{mem}[53], \text{mem}[52] = 32'b00000000000000000000100011; //beq
x0, x0, 8
     //{\rm BNE}\ {\rm mem}[63], {\rm mem}[62], {\rm mem}[61], {\rm mem}[60] = 32' b000000000000000001110001100011; //bne
x0, x0, 24 \text{ mem}[67], \text{mem}[66], \text{mem}[65], \text{mem}[64] = 32'b00000000111001100010100011; //bne
    //BLT mem[75], mem[74], mem[73], mem[72] = 32'b000000000000000100110001100011; //blt mem[75], mem[75
x0, x0, 24 \text{ mem}[79], \text{mem}[78], \text{mem}[76] = 32'b0000000011101000100010001100011; //blt
x8, x7, 8
    //\mathrm{BGE}\ \mathrm{mem}[87], \mathrm{mem}[86], \mathrm{mem}[85], \mathrm{mem}[84] = 32\mathrm{'b}00000110011101000101001100011; //\mathrm{bge}
x8, x7, 100 \text{ mem}[91], \text{mem}[89], \text{mem}[88] = 32'b0000000000000010111001100011; //bge
x0, x0, 12
    //\mathrm{BLTU}\ \mathrm{mem}[103], \mathrm{mem}[102], \mathrm{mem}[101], \mathrm{mem}[100] = 32\mathrm{'b000001100100100100110001100011}; //\mathrm{bltu}
x5, x4, 8
     //BGEU\ mem[115], mem[114], mem[113], mem[112] = 32'b11111110010000101111110011100011; //bgeu
x4,x5,-4 \text{ mem}[123],\text{mem}[122],\text{mem}[121],\text{mem}[120] = 32'b00000000101001101001110100011;//bgeu
x4.x5.8
     x5, -31(x5) 1 mem[135], mem[134], mem[133], mem[132] = 32'b0000000100100100100100000111; //sh
 x9, 0 (x5) \ 32 \ mem[139], mem[138], mem[137], mem[136] = 32'b0000000000100101010001000111, mem[138], 
x1, 4(x5) 36
    mem[143], mem[142], mem[141], mem[140] = 32'b111111110000100101000010100000011; //lb
x10, -31(x5) \text{ mem}[147], \text{mem}[146], \text{mem}[145], \text{mem}[144] = 32'b0000000000001010010110000011; //lh
x11, 0(x5) \text{ mem}[151], \text{mem}[150], \text{mem}[149], \text{mem}[148] = 32'b0000000010000101010011000000011; //lw
x12, 4(x5)
    //I-type
     //ADDI \text{ mem}[155], \text{mem}[154], \text{mem}[153], \text{mem}[152] = 32'b00000100010100000000111100010011;
//addi \times 30, \times 0, 69 \text{ mem}[159], \text{mem}[158], \text{mem}[157], \text{mem}[156] = 32'b1111111111111100000000111100010011;
//addi x30, x0, -1 mem[163], mem[162], mem[161], mem[160] = 32'b00000000000000101000111100010011;
 //addi x30, x5, 0.32 +0
```

```
//SLTI \text{ mem}[167], \text{mem}[166], \text{mem}[165], \text{mem}[164] = 32'b0000001000000010101111010010011;
//slti x29, x4, -1 true
   //SLTIU \text{ mem}[179], \text{mem}[178], \text{mem}[177], \text{mem}[176] = 32'b11111111111111001010111111000010011; //sltiu
x28, x5, 100 true
   //XORI \text{ mem}[191], \text{mem}[190], \text{mem}[189], \text{mem}[188] = 32'b00111110011100001100111110010011; //xori
x31, x1, 999409600^{9}99 = 410599mem[195], mem[194], mem[193], mem[192] = 32'b110111010101000011
4294557141
  //ORI \text{ mem}[199], \text{mem}[198], \text{mem}[197], \text{mem}[196] = 32'b00111110100001001110110110010011; //ori
x27, x9, 10004108 - 1000 = 5100 \text{ mem}[203], mem[202], mem[201], mem[200] = 32'b11111111111111110100111
x27, x9, -14108 - -1 = 4294967295 = -1
   x26, x8, 044 0 = 0
   x25,x5,3132; x25,
x25,x5, 2 32 \text{ j; } 2 = 128
  //SRLI \text{ mem}[227], \text{mem}[226], \text{mem}[225], \text{mem}[224] = 32'b00000001111100101101110010010011; //srli
x25,x5, 232 ;; 2 = 8
   //SRAI \text{ mem}[239], mem[238], mem[237], mem[236] = 32'b01000001111100010101110010010011; //srai
x25,x2, 2-409600 j.j.j. 2 = -102400
   //ADD \text{ mem}[251], \text{mem}[250], \text{mem}[249], \text{mem}[248] = 32'b00000000000000000001100011; //add
x24, x0, x0, x24=0 mem[255], mem[254], mem[253], mem[252] = 32'b000000001010010010011000110011;
x24, x9, x10, x24=4108+32=4140 mem [259], mem [258], mem [257], mem [256]=32'b 000000000001000100010001
x24, x2, x1 x24=409600 + (-409600)=0
   x23, x0, x0, x23=0 mem[267], mem[266], mem[265], mem[264] = 32'b0100000010100100100101110110011;
x23, x2, x1 x23=-409600 - 409600=-819200
  sll x23, x1, x28 x23 = 409600 jj 1 = 819200 mem[283],mem[282],mem[281],mem[280] =
32'b00000001110000010001101110110011;// sll x23, x2, x28 x23 = -409600 j; 1 = -819200
  //SLT mem[287], mem[286], mem[285], mem[284] = 32'b0000000000000000010101100110011; // mem[287], mem[287
```

slt x22, x2, x0 x22 = -409600; 0? = 1 mem[295],mem[294],mem[293],mem[292] =

```
32'b000000001000010100101101100110011;// slt x22, x10, x8 x22 = 32 ;44? =1
       //SLTU \text{ mem}[299], \text{mem}[298], \text{mem}[297], \text{mem}[296] = 32'b000000000000000000111010110011; // 
sltu x21, x2, x0 x22 = UNSIGNED -409600 ; 0? = 0 \text{ mem}[307], \text{mem}[306], \text{mem}[305], \text{mem}[304]
=32'b000000001000010100111010110011;// sltu x21, x10, x8 x22 = 32 ;44? = 1
      //\mathrm{XOR}\;\mathrm{mem}[311],\!\mathrm{mem}[310],\!\mathrm{mem}[309],\!\mathrm{mem}[308] = 32\mathrm{'b}000000000000000001001010011;\!//
409600^1 = 409601mem[319], mem[318], mem[317], mem[316] = 32'b000000011100010101010101010101
32^1 = 33
      x19, x1, x28 x19 = 409600 \ \text{i.i.} \ 1 = 204800 \ \text{mem}[331], \text{mem}[330], \text{mem}[329], \text{mem}[328] = 204800 \ \text{mem}[331], \text{mem}[330], \text{mem}[329], \text{mem}[328] = 204800 \ \text{mem}[331], \text{mem}[330], \text{mem}[330], \text{mem}[329], \text{mem}[328] = 204800 \ \text{mem}[331], \text{mem}[330], \text{mem}[330], \text{mem}[329], \text{mem}[328] = 204800 \ \text{mem}[331], \text{mem}[330], \text{m
32'b00000001110000010101100110110011;// srl x19, x2, x28 x19 = -409600 ;; 1
       //SRA \text{ mem}[335], mem[334], mem[333], mem[332] = 32'b0100000000000000101100100110011; //SRA mem[335], mem[335], mem[336], mem[36], mem[36],
\operatorname{sra} x18, x0, x0 x18 = 0; 0 = 0 \text{ mem}[339], \operatorname{mem}[338], \operatorname{mem}[337], \operatorname{mem}[336] = 32; 0 = 0 \text{ mem}[339], \operatorname{mem}[338], \operatorname{mem}[337], \operatorname{mem}[336] = 32; 0 = 0 \text{ mem}[339], \operatorname{mem}[338], \operatorname{mem}[337], \operatorname{mem}[336] = 32; 0 = 0 \text{ mem}[339], \operatorname{mem}[338], \operatorname{
= 32'b01000001110000010101100100110011;// sra x18, x2, x28 x18 = -409600 ;;;;1 =
-204800
       //OR \text{ mem}[347], \text{mem}[346], \text{mem}[345], \text{mem}[344] = 32'b0000000000000000110100010110011; //
or x17, x0, x1 x17 = 0 - 409600 = 409600 mem[355],mem[354],mem[353],mem[352] =
32'b00000001110000001110100010110011;// or x17, x1, x28 x18 = 409600 - 1 = 409601
       and x16, x0, x1 x17 = 0 409600 = 0 mem[367], mem[366], mem[365], mem[364] = 32'b00000000110010001
and x16, x8, x6 x16 = 44 40 = 40
       //\text{FENCE mem}[371], \text{mem}[370], \text{mem}[369], \text{mem}[368] = 32'b00001111111110000000000000001111; //
FENCE = NOP
       ECALL = NOP
       EBREAK = stop pc
       end
```

This is inluded in the submission for better viewing.

31 27 26 25	24 20	19 15	14 12	11 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:0]		rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
imm[31:12]				rd	opcode	U-type
imm[20 10:1 11 19:12]				rd	opcode	J-type
RV32I Base Instruction Set						
imm[31:12]			rd	0110111	LUI	

imm[31:12] 0010111 AUIPC rdimm[20|10:1|11|19:12] rd1101111 $_{ m JAL}$ imm[11:0] rs1000 $_{\rm rd}$ 1100111 JALR imm[12|10:5] rs2000 imm[4:1|11] 1100011 BEQ rs1imm[12|10:5 001 1100011 BNE rs2imm[4:1|11] rs1imm[12|10:5] rs2100 imm[4:1|11] 1100011 BLTrs11100011 imm[4:1|11]imm[12|10:5] rs2101 BGE rs1imm[12]10:5 rs2rs1110 imm[4:1|11] 1100011 BLTU imm[12|10:5] rs2BGEU 111 1100011 imm[4:1|11] rs1imm[11:0] 000 rd0000011 LBrs1001 0000011 LHimm[11:0] rs1rd imm[11:0] rs1010 rd0000011 LWimm[11:0] 100 rd0000011 LBU rs1imm[11:0] rs1101 rd0000011 LHU rs2 000 imm[4:0] 0100011 SBimm[11:5] rs1 imm[11:5 rs2rs1 001 imm[4:0] 0100011 SHimm 11:5 rs2 SW010 imm[4:0] 0100011 rs1 imm[11:0] rs1 000 rd 0010011 ADDI 0010011 imm[11:0] 010 rdSLTI rs1imm[11:0] 0010011 SLTIU rs1011 $_{\rm rd}$ imm[11:0] rs1 100 rd0010011 XORI imm[11:0] 110 0010011 rs1rdORI imm[11:0] rs1111 rd0010011 ANDI 0000000 001 0010011 SLLI shamt rs1 $_{\rm rd}$ 0000000 101 0010011 SRLI shamt rs1rdshamt 0100000 rs1101 rd 0010011 SRAI 0000000 rs2 000 rd0110011 ADD rs1SUB 0100000 rs2000 rd0110011 rs10000000 rs2rs1001 rd0110011 SLL0110011 010 SLT 0000000 rs2rdrs10000000 rs2rs1 011 rd0110011 SLTU rs2 100 XOR 0000000 0110011 rs1 rd0000000 rs2rs1 101 rd0110011 SRL0100000 101 0110011 SRA rs2rs1rd0000000 rs2rs1110 $_{\rm rd}$ 0110011 OR 0000000 rdAND rs2 111 0110011 rs1 FENCE $_{\mathrm{fm}}$ pred rs1000 rd0001111 000000000000 00000 000 00000 1110011 ECALL 000000000001 EBREAK 00000 000 00000 1110011

Figure 1: Instructions to be supported




Figure 2: Old datapath supporting 7 instructions




Figure 3: New datapath supporting all instruction