FemtoRV32

Omar Elfouly Bavly Remon

November 26, 2023

Abstract

In this project we are creating a miniature version of an RV32IM Processor. In this final milestone we implement a 5 stage pipelined RV32IM processor. In this paper we will discuss the abillities and limitations of our processor, aswell as the whole development cycle including designing and testing.

1 Introduction

In this project we were tasked to implement a 5 stage pipeline RV32 processor that supports all 40 RISC-V instructions that are included in figure 1 as well as all multiplication and division instructions such that we support the full RV32IM instruction set. They are all implemented according to the specification document provided. There is an exception however in the ECALL, EBREAK and FENCE instructions such that ECALL and FENCE would be interpreted as a pass or a NOP instruction while EBREAK would halt execution of the problem such that the program counter wouldn't increment anymore. Unlike the previous milestone we implemented a single memory for both data and instructions.

2 Development

2.1 Design and Implementation

We began this final milestone with the previous milestone that supported all 40 instructions but was single cycled 2. We went ahead and pipelined that previous design by adding a register between each stage (IF/ID, ID/EX, EX/MEM and MEM/WB). We then tested this design keeping in mind that it doesnt handle any kind of errors, those mainly being data dependencies, load use hazards and branch hazards. We can see this design in this diagram below 3

After making sure our design was pipelined successfully, we started working on handling the aforementioned hazards. We started by implementing a forward unit that supports EX/MEM to execute forwarding and MEM/WB to execute as well. We also decided to support MEM to MEM forwarding to save one clock cycle when a Load/Store hazard shows up by not stalling. We then implemented the Hazard detection unit and all the

stalling it creates, its worth mentioning that we removed the hazard detection unit's ability to detect a load/store hazard to avoid stalling as we can forward mem to mem.

After testing this design that is pipelined and handles all hazards, we moved onto implementing the single memory. We decided against the slow clock/ fast clock implementation as it greatly decreases the performance and to also statisfy the bonus requirment. We designed our cpu such that it stalls the fetching phase whenever an instruction using memory is in the mem stage, i.e we don't use the memory to fetch in that clock cycle and just pass a nop instead. We also Support M instruction which was also another bonus requirement.

We approached this milestone in a more agile methodology where the documentation and implementation were done in parallel, such that we updated the diagrams whenever we implemented a new part of the code. That's why all code commits where done by Omar Elfouly while all diagram commits were done by Bavly Remon as we 2 devices open with both accounts to be able to achieve a more efficient work flow.

2.2 Challenges and Solutions

One of the unexpexted issues we faced was with implementing the single memory. While the initial idea seemed simple enough, we didnt account for all the changes we needed to implement when changing from 2 seperate memories to a single one. So, figuring out all the changes we needed to make came through testing and debugging was a bit difficult due to the pipeline, that means that even though we had the previous milestone to compare to, it still posed a challenge due to the pipelineing.

3 Testing

To test our processor, we decided to take a more rigorous approach and test each instruction individually much like the last milestone. We have included our Instruction memory that contains all the test cases that we used along with comments of the expected outputs. It will also be included in the Submission for easier viewing. We also used a small program that was also used in the lab to test all the hazards and compared our results with those we got in the lab.

```
IGNORE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        GOTO 60
                                       \{\text{mem}[59], \text{mem}[58], \text{mem}[57], \text{mem}[56]\} = 32'b000000000000000000000000110011; //NOP
                                       (mem[63], mem[62], mem[61], mem[60]) = 32'b00000000000000001110001100011; //bne x0, x0, 24 
(mem[67], mem[66], mem[65], mem[64]) = 32'b000000000111001100010100011; //bne x6, x7, 8
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        IGNORE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        GOTO 72
                                       \{\text{mem}[71], \text{mem}[70], \text{mem}[69], \text{mem}[68]\} = 32'b000000000000000000000000110011; //NOP
                                       IGNORE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   GOTO 84
                                       \{\text{mem}[83], \text{mem}[82], \text{mem}[81], \text{mem}[80]\} = 32'b000000000000000000000000110011; //NOP
                                       IGNORE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        GOTO 100
                                       \{\text{mem}[103], \text{mem}[102], \text{mem}[101], \text{mem}[100]\} = 32'b000001100100100110001001100011; // bltu x4, x5, 100
IGNORE
                                      GOTO 112
                                       \left\{ \text{mem} \left[111\right], \text{mem} \left[110\right], \text{mem} \left[109\right], \text{mem} \left[108\right] \right\} \ = \ 32 \ b0000000000000000000000000110011 \ ; //NOP \ begin{picture}(20,20) \put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100
                                        IGNORE
                                        \{\text{mem}[119], \text{mem}[118], \text{mem}[117], \text{mem}[116]\} = 32
GOTO 124
                                        \{\text{mem} [1\,2\,3] \;, \text{mem} [1\,2\,2] \;, \text{mem} [1\,2\,1] \;, \text{mem} [1\,2\,0] \} \; = \; 3\,2\, \text{`b00000000010100110100011101000111} \;; \; // \, b \, g \, eu \; \; x4 \;, x5 \;, 8 \; a \, corrections \; (3\,2\,3) \;, \; corrections \; (
                                                                              (store
                                                                                                                 and load)
                                      \{ \text{mem}[13] \}, \text{mem}[130], \text{mem}[129], \text{mem}[128] \} = 32 \cdot \text{b}1111111001010101000000010100011}; //sb \ x5, \ -31(x5)
mem [1] =
                                       [mem[135], mem[134], mem[133], mem[132]\} = 32'b0000000100101010100000010011; //sh \ x9, \ \theta(x5)
                    [33:32]
                                       [mem[139], mem[138], mem[137], mem[136]] = 32'b000000000010010101000100010011; //sw x1, 4(x5)
mem[39:36] = 409600
                                       \left\{ \text{mem}[151] \text{ ,mem}[150] \text{ ,mem}[149] \text{ ,mem}[148] \right\} = 32 \text{ 'b0000000001010101010011000000011}; \\ // lw \ x12 \text{ , } 4(x5) \text{ } x12 = 409600
                                         //ADDI
                                       \{\text{mem}[163], \text{mem}[162], \text{mem}[161], \text{mem}[160]\} = 32'b000000000000101000111100010011; //addi x30, x5, 0
 x30 = 32 + 0
                                      //SLTI \\ \left\{ \text{mem} \left[ 167 \right], \text{mem} \left[ 166 \right], \text{mem} \left[ 165 \right], \text{mem} \left[ 164 \right] \right\} \\ = 32 \\ \text{`b000000100000010101111010010011}; \\ //slti \\ x29, \\ x5, \\ 32 \\ \text{`b0000001010101111010010011}; \\ //slti \\ x29, \\ x5, \\ 32 \\ \text{`b00000001010101010111010010011}; \\ //slti \\ x29, \\ x5, 
 false
                                      \{\text{mem}[171], \text{mem}[170], \text{mem}[169], \text{mem}[168]\} = 32 \text{'b}0000010010101010101111010010011; } //slti x29, x5, 69
 true
                                       \{\text{mem}[175], \text{mem}[174], \text{mem}[173], \text{mem}[172]\} = 32'b00000011000000111010111010010011; //slti x29, x7, 48
 false
                                       \{\text{mem}[179], \text{mem}[178], \text{mem}[177], \text{mem}[176]\} = 32
 true
                                      //SLTIU \\ \{ \text{mem} [179] \text{ ,mem} [178] \text{ ,mem} [177] \text{ ,mem} [176] \} \\ = 32 \text{ 'b11111111111100101011111000010011}; \\ //sltiu \quad x28 \text{ , } x5 \text{ , } -1 \text{ ,mem} [178] \text{ ,mem} [178] \\ + 2 \text{ ,mem} [178] \text{ ,mem} [178] \text{ ,mem} [178] \\ + 2 \text{ ,mem} [178] \text{ ,mem} [178] \text{ ,mem} [178] \\ + 2 \text{ ,mem} [178] \text{ ,mem} [178] \\ + 2 \text{ ,mem} [178] \text{ ,mem} [178] \\ + 2 \text{ ,mem} [178] \text{ ,mem} [178] \\ + 2 \text{ ,mem} [178] \text{ ,mem} [178] \\ + 2 \text{ ,mem} [1
 true
                                       false
                                       \{\text{mem}[187], \text{mem}[186], \text{mem}[185], \text{mem}[184]\} = 32'b000001100100010111111000010011; //sltiu x28, x5, 100 true
                                        \stackrel{'}{\text{\{mem[191],mem[190],mem[189],mem[188]\}} } = 32 \cdot \text{b00111110011100001100111110010011}; //xori \ x31 \ , \ x1 \ , \ 999 \ , \ x31 \ , \ x4 
                                       409600
                                        \{ \text{mem}[199], \text{mem}[198], \text{mem}[197], \text{mem}[196] \} = 32 \text{`b}0011111010000100110110110110010011; //ori x27, x9, 1000 \} \}
                                      \{\text{mem}[203], \text{mem}[202], \text{mem}[201], \text{mem}[200]\} = 32 \text{ bootstitooobsolutioots} = 32 \text{ bootstitoobsolutioots} = 32 \text
                                1000
 4108
                                -1 = 4294967295 =
  4108
```

```
//ANDI
                                         44 & -1
                                                44
                                         11 83 0 -
                                              SLLI
                                         (mm[215],mem[214],mem[213],mem[212]) = 32'b00000001111100101011110010010111; //slli x25,x5, 31
32 << 31
                                         \left\{ \text{mem}\left[2\,19\right], \text{mem}\left[2\,18\right], \text{mem}\left[2\,17\right], \text{mem}\left[2\,16\right] \right\} \; = \; 3\,2\,{}^{\circ}\,b\,0\,0\,0\,0\,0\,0\,0\,0\,0\,0\,0\,0\,0\,0\,1\,0\,0\,1\,1\,0\,0\,1\,0\,0\,1\,0\,0\,1\,1\,; \; //\,\,s\,l\,\,l\,\,i \quad x\,2\,5\,, \,x\,5\,, \quad \theta \in \left[2\,1\,9\right], \\ \left\{ \text{mem}\left[2\,1\,9\right], \text{mem}\left[2\,1\,8\right], \text{mem}\left[2\,1\,8\right], \text{mem}\left[2\,1\,8\right], \\ \left\{ \text{mem}\left[2\,1\,9\right], \text{mem}\left[2\,1\,8\right], \text{mem}\left[2\,1\,8\right], \\ \left\{ \text{mem}\left[2\,1\,9\right], \text{mem}\left[2\,1\,8\right], \\ \left\{ \text{mem}\left[2\,1\,8\right], \\ \left\{ \text{mem}\left[2\,1\,8\right], \text{mem}\left[2\,1\,8\right], \\ \left\{ \text{me
32 << 0
                                        = 32
                                         32 << 2
                                          //SRLI
                                         [\text{mem}[227], \text{mem}[226], \text{mem}[225], \text{mem}[224]\} = 32 \text{'b}00000001111100101110110010010111; } // srli \ x25, x5, \ 31
32 >>
                           31
                                         0
32 >>
                                                32
                                         32 >>
                           2
                                          //SRAI
                                         \{ \text{mem}[239], \text{mem}[238], \text{mem}[237], \text{mem}[236] \} = 32 \text{'b}0100000111110001011110010010011; //srai x25, x2, 31 \}
 -409600
                                         -409600
                                       >>> 0 =
                                                                                      -409600
                                         mem[247], mem[246], mem[245], mem[244]} = 32'b010000000010101111001001011; //srai x25, x2, z_1
 -409600 >>> 2 =
                                                                                     -102400
                                         [mem[251], mem[250], mem[249], mem[248]] = 32'b0000000000000000110000110011; //add x24, x0, x0, x0]
x24 = 0
                                         \left\{ \text{mem}\left[\,2\,5\,5\,\right]\,, \text{mem}\left[\,2\,5\,4\,\right]\,, \text{mem}\left[\,2\,5\,2\,\right]\,, \text{mem}\left[\,2\,5\,2\,\right]\,\right\} \; = \; 3\,2\,\,^{\, 1}\,\text{b}\,0\,0\,0\,0\,0\,0\,0\,0\,1\,0\,0\,0\,1\,0\,0\,0\,0\,1\,1\,0\,0\,0\,1\,1\,0\,0\,0\,1\,1\,0\,0\,1\,1\,; \; //\,a\,dd \; \; x\,2\,4\,\,, \quad x\,9\,\,, \quad x\,1\,0\,\,, 
x21 = 1108 + 32 = 1110
                                          \{ \text{mem}[259], \text{mem}[258], \text{mem}[257], \text{mem}[256] \} = 32 \text{'b}000000000010001100001100111; } //add x24, x2, x1
x24 = 409600 + (-409600) = 0
                                         x23 = 0
                                         \left\{ \text{mem}\left[\,2\,6\,7\,\right]\,, \text{mem}\left[\,2\,6\,6\,\right]\,, \text{mem}\left[\,2\,6\,5\,\right]\,, \text{mem}\left[\,2\,6\,4\,\right]\,\right\} \; = \; 3\,2\,\,^{\circ}\,\text{b}\,0\,1\,0\,0\,0\,0\,0\,0\,1\,0\,1\,0\,0\,1\,0\,0\,1\,0\,0\,1\,0\,0\,1\,0\,1\,1\,0\,1\,1\,0\,1\,1\,; \; //\,s\,u\,b \quad x\,2\,3\,\,, \quad x\,9\,\,, \quad x\,1\,0\,\,, \quad x\,1
                         \{ \text{mem} [271], \text{mem} [270], \text{mem} [269], \text{mem} [268] \} = 32' \text{b} 010000000010001000101110110011}; //sub \ x23, \ x2, \ x1 - 409600 - 409600 = -819200 
                                         x23 = 0 < 0
                                         \{ \operatorname{mem}[279], \operatorname{mem}[278], \operatorname{mem}[277], \operatorname{mem}[276] \} = 32
r23
                              409600 <<
                                                                                               = 819200
                                         x23
                   =
                               -409600 << 1 = -819200
                                           //SLT
                                         (mem[287],mem[286],mem[285],mem[284]) = 32'b000000000000000101100110011; // slt x22, x0, x0, x0)
x22 = 0
                                         x22
                                       409600 <
                                         \{ \operatorname{mem}[295], \operatorname{mem}[294], \operatorname{mem}[293], \operatorname{mem}[292] \} = 32
                    = 32 < 44? =1
r22
                                          //SLTU
                                         = 0
r21
                                                0
                                         \{\text{mem}[303], \text{mem}[302], \text{mem}[301], \text{mem}[300]\} = 32'b000000000000010011101010110111; // sltu x21, x2, x0 slsub -409600 < 0 ? = 0
                   \begin{array}{l} -405000 < 0 := 0 \\ \{ [307], [mem[306], [306], [305], [304] \} = 32 \\ b000000001010011101010111010111; // sltu x21, x10, x8 \\ = 32 \\ < 44? = 1 \end{array} 
x.2.2
x22
                                          //XOR
                                        \left\{ \mathbf{mem} \left[ 311 \right], \mathbf{mem} \left[ 310 \right], \mathbf{mem} \left[ 309 \right], \mathbf{mem} \left[ 308 \right] \right\} \ = \ 32 \ \mathbf{b000000000000000000001001100011}; \ / / \ \ xor \ \ x20 \ , \ \ x\theta \ , \ \ \ \ x\theta \ , \ \ \ x\theta \ , \ \ \ \ \ \ \ \ \ \ \ \ \ \
x20
                             x20
                                         x19
                              \begin{array}{l} -32300 \\ \text{\{mem[331],mem[330],mem[329],mem[328]\}} \end{array} = 32\text{'b00000001110000010110110011011}; // \ srl \ x19 \ , \ x28 \ -409600 >> 1 \end{array} 
                                         [\text{mem}[335], \text{mem}[334], \text{mem}[333], \text{mem}[332]\} = 32 \text{'boloo0000000000010110010011}; // sra x18, x0, x0, x0
                                         \{\text{mem}[339], \text{mem}[338], \text{mem}[337], \text{mem}[336]\} = 32 \text{'bolloo000111000000110110010011}; // sra x18, x1, x28\}
                                                               >>> 1 = 204800
                                \left\{ \text{mem} \left[ 3\,4\,3 \right], \text{mem} \left[ 3\,4\,2 \right], \text{mem} \left[ 3\,4\,1 \right], \text{mem} \left[ 3\,4\,0 \right] \right\} = 32\, \text{boloo00011100000101001001100110011}; // \ sra \ x18\,, \ x2\,, \ x28\, -409600 >>> 1 = -204800 
                                         \left\{ \text{mem} \left[ 3\,47 \right] \,, \text{mem} \left[ 3\,46 \right] \,, \text{mem} \left[ 3\,45 \right] \,, \text{mem} \left[ 3\,44 \right] \right\} \,\, = \,\, 32 \, \text{'b} \, 0000000000000001101000101100111 \,; // \,\, or \,\, x17 \,, \,\, x0 \,, \,
 x17 = 0
```

```
= 409600 | 1 = 409601
x18
         \left\{ \text{mem}[359] \text{ ,mem}[358] \text{ ,mem}[357] \text{ ,mem}[356] \right\} = 32 \text{ 'b00000000000000111100000110011}; // \text{ and } x16 \text{ , } x0 \text{ , } x0 \text{ } = 0 \text{ } \mathcal{B} \text{ } 0 = 0 \text{ }
                    \begin{array}{l} \text{ or } s = v \\ \{\text{mem}[363], \text{mem}[362], \text{mem}[361], \text{mem}[360]\} \\ \text{ } \theta = 0 \end{array} 
         //ECALL \{\text{mem}[375], \text{mem}[374], \text{mem}[373], \text{mem}[372]\} = 32'b0000000000000000000001110011; // ECALL = NOP
                     //EBREAK
                     \{\text{mem}[379], \text{mem}[378], \text{mem}[377], \text{mem}[376]\} = 32'b000000000010000000001110011; // \textit{EBREAK} = \textit{stop} \ \textit{pc}\}
         end
         Lab Program code:
                                                                                                                        = 32'b0000000_00000_00000_0000_0110011; //add x0, x0, x0
                               \{\text{mem} [3], \text{mem} [2], \text{mem} [1], \text{mem} [0]\}
                                                                                                             = 32'b00000110010000000100000101000011; //lw x1, 100(x0)
                    \{\text{mem} [7], \text{mem} [6], \text{mem} [5], \text{mem} [4] \}
                     \{\text{mem}[11], \text{mem}[10], \text{mem}[9], \text{mem}[8]\} = 32 \text{'b000001101000000010000100000011}; //lw x2, 104(x0)
                    \left\{ \text{mem} \left[19\right], \text{mem} \left[18\right], \text{mem} \left[17\right], \text{mem} \left[16\right] \right\} = 32 \\ \text{'b} \\ 00000000 \\ \text{-}00010 \\ \text{-}00001 \\ \text{-}110 \\ \text{-}00100 \\ \text{-}01100 \\ \text{-}111 \\ \text{-}0110011 \\ \text{:} \\ // \text{or} \\ \text{x4}, \\ \text{x1}, \\ \text{x2}, \\ \text{x2}, \\ \text{x3}, \\ \text{x4}, \\ \text{x4}, \\ \text{x5}, \\ \text{x4}, \\ \text{x5}, \\ \text{x6}, \\ \text{x8}, \\
                    \{\text{mem}[23], \text{mem}[22], \text{mem}[21], \text{mem}[20]\} = 32'b000000000110010000010001100011; //beq x4, x3, 16
                    \left\{ \text{mem} \left[ 35 \right], \text{mem} \left[ 34 \right], \text{mem} \left[ 33 \right], \text{mem} \left[ 32 \right] \right\} = 32 \\ \text{`b0000011001000001010000100011}; \\ \text{//sw } x5, \\ \text{112} (x0)
                    \{\text{mem}\,[\,3\,9\,]\,\,,\text{mem}\,[\,3\,8\,]\,\,,\text{mem}\,[\,3\,7\,]\,\,,\text{mem}\,[\,3\,6\,]\,\}\,=\,3\,2\,\,{}^{\prime}\,\text{b}\,00000111000000000100011000000011\,\,;\,\,\,//lw\,\,x6\,\,,\,\,\,112(x\theta)\,\,
                    \{\text{mem}[43], \text{mem}[42], \text{mem}[41], \text{mem}[40]\} = 32' b0000000_00001_00110_111_00111_0110011 ; //and x7, x6, x1
                    \{\text{mem}[47], \text{mem}[46], \text{mem}[45], \text{mem}[44]\} = 32 \text{'boloooo_0001_00001_000_0110011}; //sub x8, x1, x2
                    \{\text{mem}[51], \text{mem}[50], \text{mem}[49], \text{mem}[48]\} = 32 \text{'b}00000000_00010_00001_0000_00110011}; //add x0, x1, x2
                     \{\text{mem}[55], \text{mem}[54], \text{mem}[53], \text{mem}[52]\} = 32' b00000000_00001_00000_0000_1001_0110011 ; //add x9, x0, x1
                     \{\text{mem}[103], \text{mem}[102], \text{mem}[101], \text{mem}[100]\} = 32' d17;

    \{ mem [107], mem [106], mem [105], mem [104] \} = 32'd9; \\
    \{ mem [111], mem [110], mem [109], mem [108] \} = 32'd25; 
    \}
```

31 27 26 25	24 20	19 15	14 12	11 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11:0]		rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
imm[31:12]				rd	opcode	U-type
imm[20 10:1 11 19:12]				rd	opcode	J-type
RV32I Base Instruction Set						
imm[31:12]			rd	0110111	LUI	

imm[31:12] 0010111 AUIPC rdimm[20|10:1|11|19:12] rd1101111 $_{ m JAL}$ imm[11:0] rs1000 $_{\rm rd}$ 1100111 JALR imm[12|10:5] rs2000 imm[4:1|11] 1100011 BEQ rs1imm[12|10:5 001 1100011 BNE rs2imm[4:1|11] rs1imm[12|10:5] rs2100 imm[4:1|11] 1100011 BLTrs11100011 imm[4:1|11]imm[12|10:5] rs2101 BGE rs1imm[12]10:5 rs2rs1110 imm[4:1|11] 1100011 BLTU imm[12|10:5] rs2BGEU 111 1100011 imm[4:1|11] rs1imm[11:0] 000 rd0000011 LBrs1001 0000011 LHimm[11:0] rs1rd imm[11:0] rs1010 rd0000011 LWimm[11:0] 100 rd0000011 LBU rs1imm[11:0] rs1101 rd0000011 LHU rs2 000 imm[4:0] 0100011 SBimm[11:5] rs1 imm[11:5 rs2rs1 001 imm[4:0] 0100011 SHimm 11:5 rs2 SW010 imm[4:0] 0100011 rs1 imm[11:0] rs1 000 rd0010011 ADDI 0010011 imm[11:0] 010 rdSLTI rs1imm[11:0] 0010011 SLTIU rs1011 $_{\rm rd}$ imm[11:0] rs1 100 rd0010011 XORI imm[11:0] 110 0010011 rs1rdORI imm[11:0] rs1111 rd0010011 ANDI 0000000 001 0010011 SLLI shamt rs1 $_{\rm rd}$ 0000000 101 0010011 SRLI shamt rs1rdshamt 0100000 rs1101 rd 0010011 SRAI 0000000 rs2 000 rd0110011 ADD rs1SUB 0100000 rs2000 rd0110011 rs10000000 rs2rs1001 rd0110011 SLL0110011 010 SLT 0000000 rs2rdrs10000000 rs2rs1 011 rd0110011 SLTU rs2 100 XOR 0000000 0110011 rs1 rd0000000 rs2rs1 101 rd0110011 SRL0100000 101 0110011 SRArs2rs1rd0000000 rs2rs1110 $_{\rm rd}$ 0110011 OR 0000000 rdAND rs2 111 0110011 rs1 FENCE $_{\mathrm{fm}}$ pred rs1000 rd0001111 000000000000 00000 000 00000 1110011 ECALL 000000000001 EBREAK 00000 000 00000 1110011

Figure 1: Instructions to be supported




Figure 2: single cycle datapath supporting all instruction




Figure 3: full 5 stage pipelined diagram