# Enhancing Performance with Pipelining

**Chapter Four** 


of

The Book of David A. Patterson


### **Pipelined Datapath**

- The 5 steps in instruction execution are:
  - 1. Instruction Fetch & PC Increment (IF)
  - 2. Instruction Decode and Register Read (**ID**)
  - 3. Execution or calculate address (EX)
  - 4. Memory access (MEM)
  - 5. Write result into register (**WB**)
- ✔ Review: single-cycle processor
  - 1. all 5 steps done in a single clock cycle
  - 2. dedicated hardware required for each step

# Review - Single-Cycle Datapath "Steps"





#### **Pipelined Datapath**





### Pipelined Datapath


- ✓ No pipeline register at the end of write back stage. In this stage we write a register in the register file and any later instruction can get this data by reading this register. So no need for redundant register.
- ✓ Each component of the data path is associated with a single stage.
- ✓ Each register contains a portion of the instruction needed for that stage and latter stages.













### Bug in the Datapath



### **Corrected Datapath**




Destination register number is also passed through ID/EX, EX/MEM and MEM/WB registers, which are now wider by 5 bits


### Pipelined Example


• Consider the following instruction sequence:


```
lw $t0, 10($t1)
sw $t3, 20($t4)
add $t5, $t6, $t7
sub $t8, $t9, $t10
```


### Single-Clock-Cycle Diagram:






















# Alternative View – Multiple-Clock-Cycle Diagram



### Pipelined Datapath with Control Signals



### Control Signal for the Pipeline Datapath


mitruction	ALUOp	Instruction operation	Function code	Desired ALU action	ALU contro	
00		load word	XXXXXX	add	0010	
34	00	store word	XXXXXX	add	0010	
Banch equal	01	branch equal	XXXXXX	subtract	0110	
Right	10	add	100000	add	0010	
Tipe	10	subtract	100010	subtract	0110	
Tipe 1	10	AND	100100	and	0000	
ige .	10	OR	100101	or	0001	
10		set on less than	101010	set on less than	0111	

Signal name	Effect when deasserted (0)	Effect when asserted (1)  The register destination number for the Write register comes from the rd field (bits 15:11).			
≥©st	The register destination number for the Write register comes from the rt field (bits 20:16).				
Regilinte	None.	The register on the Write register input is written with the value of the Write data input.			
AUSic	The second ALU operand comes from the second register file output (Read data 2).	The second ALU operand is the sign-extended, lower 16 bits of instruction.			
PCS/c	The PC is replaced by the output of the adder that computes the value of PC + 4.	The PC is replaced by the output of the adder that computes the branch target.			
MemRead	None, assistance of the second	Data memory contents designated by the address input are put the Read data output.			
len Write	None.	Data memory contents designated by the address input are replaced by the value on the Write data input.			
llemtoReg	The value fed to the register Write data input comes from the ALU.	The value fed to the register Write data input comes from the dat memory.			

### Control Signal for the Pipeline Datapath


Instruction	Execution/address calculation stage control lines				Memory access stage control lines			Write-back stage control lines	
	Reg Dst	ALU Op1	ALU Op0	ALU Src	Brar.ch	Mem Read	Mem Write	Reg Write	Mem to Reg
R-format	1	1	0	0	0	0	0	1	0
lw .	0	0	. 0	1	0	1	0	1	1
SW .	Х	0	0	1	0	0	1	0	X
beq	X	0	1	0	1	0	0	0	X

### **Control Signals Generation**



#### Pipelined Datapath with control Signals Connected

https://www.youtube.com/watch?v=u



```
lw $10, 20($1)
sub $11, $2, $3
and $12, $4, $5
or $13, $6, $7
add $14, $8, $9
```

