

Exploiting Memory Hierarchy


Chapter Five of Book of David A.

Patterson

Memory Hierarchy

- A memory hierarchy consists of multiple levels of memory with different speeds and sizes.
- Three technologies used in building memory hierarchies:
 - 1. DRAM
 - 2. SRAM
 - 3. Magnetic disk

The Basic Structure of Memory Hierarchy




Memory Hierarchy

✓ Table:

Typical access time	\$ per GiB in 2012	
0.5–2.5 ns	\$500-\$1000	
50–70 ns	\$10-\$20	
5,000-50,000 ns	\$0.75-\$1.00	
5,000,000–20,000,000 ns	\$0.05-\$0.10	
	0.5–2.5 ns 50–70 ns 5,000–50,000 ns	

The goal is to provide the user with as much memory as is available in the cheapest technology, while providing access at the speed offered by the fastest memory.

Two level Hierarchy



Terminology

Block

The minimum amount of information that can be either present or not present in the two level hierarchy.

Hit:

Data requested by the processor appears in some block in the upper level.

✓ Miss:

Data requested by the processor is not present in the upper level.

Hit vate:

The fraction of memory accesses found in the upper level.

Miss rate:

The fraction of memory accesses not found in the upper level. (1-Hit rate)

Terminology

✓ Hit Time:

The time needed to access a level of the memory hierarchy, including the time required to determine whether the access is a hit or a miss.



Miss Penalty:

The time required to fetch a block into a level of the memory hierarchy from the lower level, including the time to access the block, transmit it from one level to the other and insert it in the level that experienced the miss.

Principle of Locality

It states that program access a relatively small portion of their address space at any instant of time.

Temporal Locality:


If an item is referenced, it will tend to be referenced again soon.


Spatial Locality:


If an item is referenced, items whose addresses are close by will tend to be referenced soon.




Memory Hierarchy







✓ It refers to the level of memory hierarchy between the processor and main memory.



2 '/ Direct Mapped Cache


- 4-1
- ✓ A cache structure in which each memory location is mapped to exactly one location in the cache.
- Assign cache location based on the address of the word in the memory.

 Mapping:

 Happing:
- Mapping:
 - (Block address) modulo (Number of cache blocks in the cache).
- Can accessed directly with the lower order bits.
- ✓ Each cache location can contain the contents of a number of different memory locations.



A Direct Mapped Cache






A field contains the address information required to identify whether a word in the cache corresponds to the requested word.

It indicates that the associated block contains valid data.

Accessing A Cache





Decimal address of reference	Binary address of reference	Hit or miss in cache	Assigned cache block (where found or placed)		
22	10110 _{two}	miss (7.6b)	(10110 _{two} mod 8) (110 _{two}		
26	11010 _{two}	miss (7.6c)	(11010 _{two} mod 8) = 010 _{two}		
22	10110 _{two}	(nit)	(10110 _{two} mod 8) = (10 _{two}		
(26)	11010 _{two}	hit	(11010 _{two} mod 8) = 010 _{two}		
(H)	10000 ₁₀₀	miss (7.6d)	(10000 _{two} mod 8) = 000 _{two}		
- B	00011 _{two}	miss (7.6e)	(00011 _{two} mod 8) = 011 _{two}		
16	10000	hit	(10000 _{two} mod 8) = 000 _{two}		
(a)	10010 _{two}	miss (7.6f)	(10010 _{two} mod 8) = 010 _{two}		

Accessing A Cache

(32) 81

Index	V	Tag	Data	-	16
000	N				
001	N				-
010	N		1		-
011	N		-		-
100	N	d sine		701	3137
101	N	-	-		
110	N	TO THE TANK		in the same	7 17
111	N			TRANS.	2777

a. The initia	state of the cache	after power-on
---------------	--------------------	----------------

Index	V	Tag	Diata
000	N	-	
001	N	DEED IN	1
010	Y	11.00	Memory (11010 _{rec})
011	N		
100	N		
101	N		
110	Y	10 _{bet}	Memorily (10110,)
111	N		

c. After handling a miss of address (11010_{hea})

Index	٧	Tag	Data
000	N	1 30 70	
001	N	The same	
010	N	Losie	
011	N	-	
100	N	10 to 6	Total or comment
101	id	1000	
110	Y	10.	Medery 10110 _{hel}
111	N	1000	100

b. After handling a miss of address (10110_{bec})


index	٧	Tag	Deta
900	Y	10,	Memory (10000)
001	N	Bless	1
010	Y	11 _{tec}	Memory (11010 _{pes})
011	N		
100	N		
101	N		
110	Y	10 _{tes}	Memory (10110,)
111	N		

d. After handling a miss of address (10000_{bet})

Accessing A Cache

ndex	٧	Tag	Data	Index	٧	Tag	Data
000	Y	19 ₀₀₀	Memory (10000 _{mp})	000	V	Old Street	
001	N			001	N	10 _{re2}	Memory (10000)
010	Y	11 _{bo}	Memory (11010 _{hes})	010	Y	10	Manual di Conto
011	Y	OO _{teo} .	Memory (00011 _{bes})	011	Y	10 _{NO}	Memory (10010 _b
100	N :	-		100	N	00 _{te0}	Memory (00011 _{be}
101	N			101	K		-
110	Y	10 _{he}	Memory (10110,)	110	Y	10	Maria Maria
111	N		100	111	N	10 _{bm}	Memory (10110 _{bec}

Referencing a Cache Block






- ✓ The total number of bits needed for a cache is a function of the cache size and the address size.
- Let address = 32 bits

 Cache size = 2^n blocks with 2^m words.

 Tag size = 32 (n+m+2)



Bits in a Cache



How many total bits are required for a direct-mapped cache with 16 KB of data and 4 word blocks, assuming a 32 bit address?

Data size = $16 \text{ KB} + 4 \text{K} \text{ words} = 2^{12} \text{ words}$.

Block size = $4 \text{ words } (2^2)$.

Cache Entries = 2^{10} blocks

Block size = $4 \times 32 = 128$ bits.

Tag = 32-10-2-2 = 18 bits.

Valid bit = 1 bit

Total Cache size = 2^{10} × (128+18+1) = 147Kbits = 18.4 KB

