Large and Fast: Exploiting Memory Hierarchy

Chapter Five

Of

Book of David A. Patterson

Processor Performance

- CPU time = (CPU execution clock cycles + Memory stall clock cycles) × clock cycle time
- ✓ Memory stall clock cycles = read stall cycles + write stall cycles
- Read stall clock cycles = reads / program × read miss rate
 × read miss penalty
- Write stall clock cycles = (writes / program × write miss rate × write miss penalty) + write buffer stalls

Processor Performance

- ✓ Memory stall clock cycles = memory accesses / program × miss rate × miss penalty
- ✓ Memory stall clock cycles = instructions / program × miss / instruction × miss penalty

Processor's Performance-1

- Instruction cache miss rate = 2%
- Data cache miss rate $\neq 4\%$
- (CPI)=2 without memory stalls
- Miss penalty = 100 cycles
- Frequency of load and store = 86%
- 1. Instruction miss cycles $= 1 \times (2\% \times 100) = 2.00 \times 1$
- 2. Data miss cycles = $I \times 36\% \times 4\% \times 100 \times 1.44 \times 1$
- 3. Total = $2.00 \times I + 1.44 \times I = 3.44I$
- 4. CPI with memory stalls = $2+3.44 \neq 5.44$

Processor's Performance-1

- 5. CPU time with stalls / CPU time with perfect cache =

 (I × CPI_{stall} × Clock cycle) / (I × CPI_{perfect} × Clock cycle)

 = CPI_{stall} / CPI_{perfect} = 5.44 (2)=2.72
- 6. CPU time with stalls = 2.72 CPU time with perfect cache



Processor's Performance - 2

Performance with lower CPI:

- 1. CPI is reduced to 1) from 2.
- 2. CPI with memory stalls = 1+3.44 = 4.44
- 3. CPU time with stalls / CPU time with perfect cache = $\frac{\text{CPI}_{\text{stall}}}{\text{CPI}_{\text{perfect}}} = \frac{4.44}{1} \neq 4.44$ faster
- 4. CPU time with stalls = 4.44 CPU time with perfect cache

Processor's Performance with Increased Clock Rate

Performance with Increased Clock Rate


- 1. Increase the clock rate by 2.
- 2. Miss penalty = 200 clock cycles.
- 3. Total miss cycles per instructions = $2\% \times 200$) + $36\% \times (4\% \times 200) = 6.88$
- 4. CPI = 2 6.88 = 8.88
- 5. Execution time with slow clock / Execution time with fast clock = $(IC \times CPI_{slow clock} \times clock \ cycle) / (IC \times CPI_{fast clock} \times clock \ cycle/2) = (5.44) / 8.88 * .5 = 1.23$

Reducing Cache Misses

- ✓ Two ways:
 - 1. Fully associative cache
 - 2. Set associative cache

Fully Associative Cache


- ✓ A memory block can be placed in any location in the cache.
- To find a given block all the entries in the cache must be searched.
- A comparator is associated with each cache entry increasing the hardware cost.




Set Associative Cache


- ✓ There are a fixed number of locations where each block can be placed.
- A n-way set associative cache consists of a number of sets, each of which consists of n blocks.
- ✓ Each block in the memory maps to a unique set in the cache given by the index field and a block can be placed in any elements of the set.
- In combines both direct mapping and fully associative placement.
- Set number = (Block number) modulo (Number of sets in the cache).

Memory Block Mapping in the Cache



Cache Configuration





Memory Accesses in Cache

- ✓ Cache size = four one-word blocks.
- \checkmark Block addresses = 0, 8, 0, 6, 8

Direct Mapped Cache:

Block address	Cache block
0	(0 modulo 4) = 0
6	(6 modulo 4) = 2
B	(8 modulo 4) = 0


Address of memory block accessed	Hit or miss	Contents of cache blocks after reference			
		(0)	1	2	3
(1)	miss	Memory[0]	•		
• 8	miss	Memory[8]			
0.	miss	Memory[0] •	Wilde In		
- 6	miss	Memory[0]	Terr B	Memo y[6])
8	miss	Memory[8]		Memory[6]	

Five misses for five accesses.

Memory Accesses in Cache

Two Way Set Associative:

В	lock addres	5	Cache set	
	0		(0 modulo 2)	€0
	6		(6 modulo 2	= 0
	8		(8 modulo 2	= 0



Four misses on five accesses

Memory Accesses in Cache

Fully Associative Cache:

Address of memory block accessed	Hit	Contents of cache blocks after reference			
	or miss	Block 0	Block 1	Block 2	Block 3
0	miss	Memory[0]		The Manager of	BIOCK 3
8	miss	Memory[0]	Memory[8]	TENNED BY	Taking and
0_	hit	Memory[0]		Parl Balling	
6	miss	Memory[0]	Memory[8]	Mama	AMOUNT OF
8 20 444	hit	Memory[0]	Memory[8]	Memory[6]	north a

Three misses on five memory accesses


Locating Block in the Cache

✓ Memory address is decomposed as-



- Increasing associativity increases the number of blocks per set.
- ✓ Increase by a factor of 2 in associativity doubles the number of blocks in a set and halves the number of sets.
- ✓ Factor of 2 increase in associativity decrease the size of the index by 1 and increases the size of tag by 1 bit.
 - There is no index for fully associative memory.

Implementation of Four-way Set Associative Cache



Size of Tag

- ✓ Cache size = 4K blocks
- ✓ Block size = 4 words
- \checkmark Address = 32 bits

Direct mapped cache:

- \checkmark Number of sets = 4K
- ✓ Index = 12 bits
- ✓ Number of tags=32-12-4=16 bits.

$$\frac{2}{2}$$
 \times $\frac{10}{2}$



Size of Tag

Two way Set Associative:

- ✓ Number of sets = 4K/2 = 2K
- ✓ Index = 11 bits.
- \checkmark Tag = 32 11 -4 = 17 bits.

Four way Set Associative:

- \checkmark Number of sets = 1K
- ✓ Index = 10 bits
- \checkmark Tag = 32 10 -4 = 18

Size of Tag

Fully Associative:

- \checkmark Number of sets = 1
- ✓ Index = 0
- \checkmark Tag = 32 0 -4 = 28