Lecture 11: Embedded Processors

Seyed-Hosein Attarzadeh-Niaki

Based on the slides by P. Marwedel

Embedded Real-Time Systems

-

Review

- Synchronous reactive MoC
- Timed MoCs
 - Time-triggered model
 - Discrete-event model
 - Ptides

Embedded Real-Time Systems

-

Outline


- Types of processing units
- Efficiency of embedded processors
 - Power/energy efficiency
 - Code size efficiency
 - Runtime efficiency
- Realtime capability

Embedded Real-Time Systems


3

Embedded & CPS System Hardware

• Embedded system hardware is frequently used in a loop ("hardware in a loop"):




Embedded Real-Time Systems



Application Specific Circuits (ASICs) or Full Custom Circuits

- Approach suffers from
- long design times,
- lack of flexibility (changing standards) and
- high costs (e.g. mill. \$ mask costs).



- · Custom-designed circuits necessary
- if ultimate speed or
- energy efficiency is the goal and
- large numbers can be sold.

HW synthesis not covered in this course, let's look at processors

Embedded Real-Time Systems

Efficiency: Applied to Processing

- CPS & ES must be efficient

Code-size efficient
 (especially for systems on a chip)



Run-time efficient



Weight efficient

• Energy efficient



Cost efficient







Embedded Real-Time Systems

7

Why care about energy efficiency?


	Relevant during use?		
Execution platform	Plugged	Uncharged periods	Unplug- ged
E.g.	Factory	Car	Sensor
Global warming	Ø		
Cost of energy	☑		
Increasing performance	☑		
Problems with cooling, avoiding hot spots	☑	Ø	Ø
Avoiding high currents & metal migration	☑		☑
Reliability	Ø	☑	☑
Energy a very scarce resource			

Power

Embedded Real-Time Systems 8

Should we care about **energy** consumption or **power** consumption?

$$E = \int P(t) \, dt$$




Both are closely related, but still different

- Minimizing power consumption important for
 - design of the power supply & regulators
 - dimensioning of interconnect, short term cooling
- Minimizing energy consumption important due to
 - restricted availability of energy (mobile systems)
 - cooling: high costs, limited space
 - thermal effects
 - dependability, long lifetimes



In general, we need to care about both

Embedded Real-Time Systems





PCs: Surpassed hot (kitchen) plate ...? Why not use it?



Strictly speaking, energy is not "consumed", but converted from electrical energy into heat energy


http://www.phys.ncku.edu.tw/ ~htsu/humor/fry_egg.html





Static & Dynamic Power Consumption

 Dynamic power consumption: Power consumption caused by charging capacitors when logic levels are switched.



$$P = \alpha C_L V_{dd}^2 f$$
 with

 α : switching activity

 C_L : load capacitance V_{dd} : supply voltage

f: clock frequency

- V_{dd} reduces P quadratically
- Static power consumption (caused by leakage current): power consumed in the absence of clock signals
- Leakage becoming more important due to smaller devices

Embedded Real-Time Systems

Static & Dynamic Power Consumption

Power consumption of CMOS circuits (ignoring leakage):

$$P = \alpha C_L V_{dd}^2 f$$
 with

 α : switching activity

 C_L : load capacitance

 V_{dd} : supply voltage

f: clock frequency

Delay for CMOS circuits:

$$\tau = k C_L \frac{V_{dd}}{(V_{dd} - V_t)^2} \text{ with}$$

 V_t :threshhold voltage

$$(V_t < \text{than } V_{dd})$$

Embedded Real-Time Systems

15

Making processors Energy-Efficient

- Three techniques
 - Parallel execution
 - Dynamic power management (DPM)
 - Dynamic voltage and frequency scaling (DVFS)

Embedded Real-Time Systems

Low voltage, parallel operation more efficient than high voltage, sequential

Basic equations

Power: $P \sim V_{DD}^2$, Maximum clock frequency: $f \sim V_{DD}$,

 $E = P \times t$, with: t = runtime (fixed)Energy to run a program:

Time to run a program: $t \sim 1/f$

Changes due to parallel processing, with β operations per clock:

Clock frequency reduced to: $f' = f / \beta$, Voltage can be reduced to:

 V_{DD} '= V_{DD} / β , $P^{\circ}=P$ / β^{2} per operation, Power for parallel processing:

Power for β operations per clock: $P' = \beta \times P^{\circ} = P / \beta$,

Time to run a program is still: t'=t.

Energy required to run program: $E' = P' \times t = E / \beta$


Argument in favour of voltage scaling, and parallel processing

Rough approximations!

Embedded Real-Time Systems


Dynamic Power Management (DPM)


- **RUN**: operational
- IDLE: a SW routine may stop the CPU when not in use, while monitoring interrupts
- SLEEP: Shutdown of onchip activity





Example: STRONGARM SA1100

Embedded Real-Time Systems










Mobile phones: Where does the power go?

· Mobile phone use, breakdown by type of computation




During use, all components & computations relevant

Embedded Real-Time Systems

23

Energy-efficient architectures:

Heterogeneous processors (2)Telephony (W-CDMA)



15 ©2007. Renesas Technology Corp., All rights reserved.

MPSoC '07


Everywhere you imagine. RENESAS

"Dark silicon" (not all silicon can be powered at the same time, due to current, power or temperature constraints)

Embedded Real-Time Systems

Key requirement #2: Code-size efficiency


- CISC machines
- Compression techniques: key idea
 - Overview: http://www-perso.iro.umontreal.ca/~latendre/ codeCompression/codeCompression/node1.html



25

Code-size efficiency

- Compression techniques (continued):
 - 2nd instruction set, e.g. ARM Thumb instruction set:



- Reduction to 65-70 % of original code size
- 130% of ARM performance with 8/16 bit memory
- 85% of ARM performance with 32-bit memory


Same approach for LSI TinyRisc, ... Requires support by compiler, assembler etc.

Embedded Real-Time Systems


[ARM, R. Gupta]

Key requirement #3: Run-time efficiency

- Domain-oriented architectures
- Example: Filtering in Digital signal processing



Embedded Real-Time Systems



DSP-Processors

 multiply/accumulate (MAC) and zerooverhead loop (ZOL) instructions

MR:=0; A1:=1; A2:=s-1; MX:=w[s]; MY:=a[0]; for (k:=0 <= n-1) {MR:=MR+MX*MY; MY:=a[A1]; MX:=w[A2]; A1++; A2--}

Multiply/accumulate (MAC) instruction

Zero-overhead loop (ZOL) instruction preceding MAC instruction.


Loop testing done in parallel to MAC operations.

Embedded Real-Time Systems

29

Heterogeneous registers

Example (ADSP 210x):




Different functionality of registers An, AX, AY, AF, MX, MY, MF, MR

Embedded Real-Time Systems

Separate address generation units (AGUs)

Example (ADSP 210x):




- Data memory can only be fetched with address contained in A.
- but this can be done in parallel with operation in main data path (takes effectively 0 time).
- A := A ± 1 also takes 0 time,
- same for A := A ± M;
- A := <immediate in instruction> requires extra instruction
- Minimize load immediates
- Optimization comes later

Embedded Real-Time Systems

3

Modulo addressing sliding window Modulo addressing: $Am++ \equiv Am := (Am+1) \mod n$ (implements ring or circular buffer in memory) w[t1-1]n most w[t1-1]w[t1]recent w[t1]w[t1-n+1]values w[t1+1]w[t1-n+2]w[t1-n+2]Memory, t=t1Memory, t2 = t1 + 1Embedded Real-Time Systems

Multiple memory banks or memories



Simplifies parallel fetches

Embedded Real-Time Systems

33

Saturating arithmetic


- Returns largest/smallest number in case of over/underflows
- Example:

а	0111	
b	+ 1001	
standard wrap around arithmetic	(1)0000	
saturating arithmetic	1111	
(a+b)/2: correct	1000	
wrap around arithmetic	0000	
saturating arithmetic + shifted	0111	"almost correct"

- Appropriate for DSP/multimedia applications:
 - · No timeliness of results if interrupts are generated for overflows
 - · Precise values less important
 - · Wrap around arithmetic would be worse.

Embedded Real-Time Systems

Fixed-point arithmetic



Shifting required after multiplications and divisions in order to maintain binary point.

Embedded Real-Time Systems

35

Real-time capability

- Timing behavior has to be predictable Features that cause problems:
 - Unpredictable access to shared resources
 - · Caches with difficult to predict replacement strategies
 - Unified caches (conflicts between instructions and data)
 - Pipelines with difficult to predict stall cycles ("bubbles")
 - · Unpredictable communication times for multiprocessors
 - Branch prediction, speculative execution
 - Interrupts that are possible any time
 - Memory refreshes that are possible any time
 - Instructions that have data-dependent execution times
 - Trying to avoid as many of these as possible.

Embedded Real-Time Systems

Embedded Processors for Safety-Critical Real-Time Applications

- High requirements in terms of timing predictability
 - Lower and upper bounds on task execution times
 - Called BCET and WCET
 - Must be safe and tight
- Threats to predictability
 - Architectural features
 - Software
 - Task-level
 - Distributed operation
 - Cross-layer

Embedded Real-Time Systems

37


Microcontrollers Example: Intel 8051

- 8-bit CPU, optimized for control applications,
- large set of operations on Boolean data types,
- · program address space of 64 k bytes,
- separate data address space of 64 k bytes,
- 4 k bytes of program memory on chip, 128 bytes of data memory on chip,
- 32 I/O lines, each of which can be addressed individually,
- 2 counters on the chip,
- universal asynchronous receiver/transmitter for serial lines available on the chip,
- clock generation on the chip,
- many variations commercially available.

Embedded Real-Time Systems


Multimedia-Instructions, Short vector extensions, Streaming extensions, SIMD instructions


- Multimedia instructions exploit that many registers, adders etc. are quite wide (32/64 bit), whereas most multimedia data types are narrow
- 2-8 values can be stored per register and added. E.g.:



- Cheap way of using parallelism
- SSE instruction set extensions, SIMD instructions


Embedded Real-Time Systems





Graphics Processing Units (GPU)

- Programmable GPUs
- Run many fine-grained threads at the same time
- Power efficiency important in embedded systems
- Interface to OpenGL, OpenCL, etc.



ARM's Neural Processing Units

- Object classification
- Object detection
- Face detection/identification
- Human pose detection/handgesture recognition
- Image segmentation
- · Image beautification
- Super resolution
- Framerate adjustment (super slow-mo)
- · Speech recognition
- Sound recognition
- Noise cancellation
- Speech synthesis
- Language translation

		Ethos-N78	Ethos-N77	Ethos-N57	Ethos-N37	
Features	Performance	10, 5, 2, 1 TOP/s	4 TOP/s	2 TOP/s	1 TOP/s	
	MAC/Cycle (8x8)	4096, 2048, 1024, 512	2048	1024	512	
	Efficient convolution	Winograd support delivers 2.25x peak performance over baseline				
	Configurability	90+ Design Options				
	Network support	CNN and RNN				
	Data types	Int-8 and Int-16				
	Secure mode	TEE or SEE				
	Multicore capability	8 NPUs in a cluster 64 NPUs in a mesh				
Memory System	Embedded SRAM	384KB - 4MB	1-4 MB	512 KB	512 KB	
	Bandwidth reduction	Enhanced Compression technolog layer/operator fusion, clustering and workload tilling				
	Main interface	1xAXI4 (128-bit), ACE-5 Lite				
Development Platform	Neural frameworks	TensorFlow, TensorFlow Lite, Caffe2, PyTorch, MXNet, ONNX				
	Inference deployment	Ahead of time compiled with TVM Online interpreted with Arm NN Android Neural Networks API (NNAPI)				
	Software components	Arm NN, Arm NPU software (compiler and support library, driver)				
	Debug and profile	Heterogeneous layer-by-layer visibility in Development Studio 5 Streamline				
	Evaluation and early prototyping	Ethos-N Static Performance Analyzer (SPA), Arm Juno FPGA systems, Cycle Models				

Embedded Real-Time Systems

43

Arm's ML processor architecture key features

Efficient convolutions


- Convolutions represent the bulk of computation
- We provide dedicated 8-bit hardware for convolutions

Efficient data movement

- More energy is spent moving data than computing
- We amortize activation accesses and compress weights

Sufficient programmability

- New operators are invented and topology is changed frequently
- We provide programmability to future-proofed as new network architectures appear



External memory system

Embedded Real-Time Systems

Arm's ML processor Machine Learning Processor A microcontroller and DMA engine manage interface engine overall network scheduling The compute engine processes major sections of the neural network Input feature map read · Stores weights Stores and manipulates activation data · Handles convolution in 128-wide MAC units **SRAM** Handles other layer operators via PLE MAC convolution engine · Pipelines data to and from SRAM Internal broadcast network manages SRAM Programmable layer engine population and synchronization Embedded Real-Time Systems

Reconfigurable Logic

- Fast prototyping
- Low-volume applications
- Real-time systems
- · High level of parallel processing
- Field programmable gate arrays (FPGAs) are the most common (Xilinx, Intel, Lattice, etc.)
 - Configurable logic
 - Memory
 - -10
 - Hard cores

Embedded Real-Time Systems

MATLAB Embedded Coder

- Generates readable, compact, portable, and fast C and C++ code for embedded processors
- Optimizations improve code efficiency and facilitate integration with legacy code, data types, and calibration parameters.
- Supports software-in-theloop (SIL) and processorin-the-loop (PIL) testing.

