

دانشگاه صنعتی خواجه نصیرالدین طوسی

# CPU Design Project Report

*Fatemeh Amirabadi*

*Prof. Atena Abdi*

Introduction.....	1	Decoder Module.....	8
Modules and Their Functions .....	2	Simulation and Testing .....	9
CPU Module.....	2	1.0.1 Counter Test . . . .	9
Bus Module .....	5	1.0.2 Decoder Test . . . .	9
Instruction Memory Module .....	6	1.0.3 ALU Test . . . . .	10
Data Memory Module .....	6	1.0.4 CPU Test . . . . .	10
ALU Module .....	7	Conclusion .....	11
Counter Module .....	8		

HOMEWORK N°

## Introduction

This report presents the design and implementation of a simple CPU using Verilog. The CPU is capable of executing basic arithmetic and logic operations, loading and storing data from/to memory, and fetching instructions from an instruction memory.

Size of each part:

Memory size: 128 byte Instruction memory and data memory: 128 bytes

Opcod size: 8 bit

Bus size (based on bus-output): 8-bit

the bus can transfer 8-bit data between the CPU registers and memory modules

Size of each cpu register:

Alu-op1 : 8 bit

alu-op2:8 bit

Pc :4bit

AR :4bit

TR:8bit

AC:8bit

DR:8bit  
IR:8bit  
Data :8bit  
address: 4bit

---



## Modules and Their Functions

The CPU design is divided into several modules, each responsible for a specific function. The key modules are:

- **cpu**: The main module that coordinates the operation of other modules.
  - **instruction\_memory**: Stores and fetches instructions.
  - **data\_memory**: Stores and fetches data.
  - **alu**: Performs arithmetic and logic operations.
  - **counter**: Generates sequential states.
  - **decoder**: Decodes the instruction into control signals.
- 



## CPU Module

The `cpu` module coordinates the activities of the other modules based on the clock and the current state. It fetches instructions, decodes them, fetches operands, executes the instruction, and writes back the results. The sequence of operations is controlled by the `seq_out` signal from the `counter` module.

```
1 module cpu(init_ins, init_data, clk);
2     input [127:0] init_ins;
3     input [127:0] init_data;
4     input wire clk;
5
6     wire [2:0] seq_out;
7     wire [7:0] decoder_out;
8
9     reg enable;
10    reg imem_enable, dmem_enable, alu_enable, decoder_enable;
11    reg seq_reset, initial_load, memory_write;
12    reg [2:0] alu_mode, decoder_in;
13    reg [7:0] IR, DR, AC, TR, alu_op1, alu_op2;
14    wire [7:0] alu_out, imem_out, dmem_out;
15    reg [3:0] AR, PC;
```

```

16     wire signed [7:0] bus_output;
17     reg [3:0] bus_selector;
18
19     instruction_memory ins_memory(imem_enable, imem_out, AR, initial_load, init_ins, c
20     data_memory data_memory(dmem_enable, dmem_out, AR, TR, memory_write, initial_load,
21     counter sequencer(seq_out, clk, seq_reset);
22     decoder decoder(decoder_enable, decoder_out, decoder_in);
23     alu alu(alu_out, alu_enable, alu_mode, alu_op1, alu_op2);
24     bus bus(bus_output, PC, AC, IR, DR, TR, AR, imem_out, dmem_out, bus_selector);
25
26     initial begin
27         enable = 1;
28         initial_load = 1;
29         imem_enable = 0;
30         dmem_enable = 0;
31         alu_enable = 0;
32         decoder_enable = 0;
33         seq_reset = 1;
34         PC = 0;
35         AC = 0;
36     end
37
38     always @(seq_out) begin
39         if (enable == 1) begin
40             initial_load = 0;
41             case(seq_out)
42                 3'b000: // ins fetch
43                     begin
44                         seq_reset = 0;
45                         bus_selector = 4'b0111; // Select PC
46                         AR = bus_output;
47                         imem_enable = 1;
48                     end
49                 3'b001: // decode
50                     begin
51                         imem_enable = 0;
52                         IR = imem_out;
53                         decoder_enable = 1;
54                         decoder_in = IR[6:4];
55                     end
56                 3'b010: // op fetch
57                     begin
58                         if (IR[7] == 1)
59                             enable = 0;
60                         AR = IR[3:0];
61                         #2
62                         dmem_enable = 1;
63                         bus_selector = 4'b0110; //data memory
64                         memory_write = 0;
65                         decoder_enable = 0;
66                     end
67                 3'b011: // execute
68                     begin
69
70

```

```

71         dmem_enable = 0;
72         DR = dmem_out;
73         if (decoder_out[0]) // Add
74         begin
75             alu_enable = 1;
76             bus_selector = 4'b0001; // Select AC
77             #3
78             AC = bus_output;
79             alu_op1 = DR;
80
81             bus_selector = 4'b0011; // Select DR
82             alu_op2 = bus_output;
83             alu_mode = 3'b000;
84         end
85         else if (decoder_out[3]) // Load
86         begin
87             alu_enable = 1;
88             bus_selector = 4'b0011; // Select DR
89             alu_op1 = bus_output;
90             alu_op2 = bus_output;
91             alu_mode = 3'b000;
92         end
93         else if (decoder_out[4]) // Arithmetic shift left
94         begin
95             alu_enable = 1;
96             bus_selector = 4'b0011; // Select DR
97             alu_op1 = bus_output;
98             alu_op2 = bus_output;
99             alu_mode = 3'b011;
100        end
101        else if (decoder_out[5]) // Store
102        begin
103            bus_selector = 4'b0001; // Select AC
104            TR = bus_output;
105        end
106        else if (decoder_out[7]) // Root
107        begin
108            alu_enable = 1;
109            bus_selector = 4'b0011; // Select DR
110            alu_op1 = bus_output;
111            alu_op2 = bus_output;
112            alu_mode = 3'b111;
113        end
114        else if (decoder_out[6]) // XNOR
115        begin
116            alu_enable = 1;
117            bus_selector = 4'b0001; // Select AC
118            alu_op1 = bus_output;
119
120        bus_selector = 4'b0011; // Select DR
121            alu_op2 = bus_output;
122            alu_mode = 3'b100;
123        end
124        else if (decoder_out[2]) // Arithmetic shift right
125        begin

```

```

126         alu_enable = 1;
127         bus_selector = 4'b0011; // Select DR
128         alu_op1 = bus_output;
129         alu_op2 = bus_output;
130         alu_mode = 3'b101;
131     end
132     else if (decoder_out[1]) // 2's complement
133     begin
134         alu_enable = 1;
135         bus_selector = 4'b0011; // Select DR
136         alu_op1 = bus_output;
137         alu_op2 = bus_output;
138         alu_mode = 3'b110;
139     end
140 end
141 3'b100: // writeback
142 begin
143     alu_enable = 0;
144     AC = alu_out;
145     if (~decoder_out[5]) begin
146         bus_selector = 4'b0011; // Select DR
147         TR = bus_output;
148     end
149     memory_write = 1;
150     dmem_enable = 1;
151 end
152 3'b101: // program counter
153 begin
154     memory_write = 0;
155     dmem_enable = 0;
156     PC = PC + 1;
157 end
158 3'b110: // reset
159 begin
160     seq_reset = 1;
161 end
162 endcase
163 end
164 end
165 endmodule

```

## Bus Module

The `instruction_memory` module stores a set of instructions and outputs the instruction at the address specified by the AR register.

```

1 module bus(bus_out, PC, AC, IR, DR, TR, AR, ins_mem, data_mem, bus_selector);
2 input [7:0] PC, AC, IR, DR, TR, AR, ins_mem, data_mem;
3 input [3:0] bus_selector;
4 output reg signed [7:0] bus_out;

```

```

5
6  always @(*) begin
7      case (bus_selector)
8          4'b0000: bus_out = AR;
9          4'b0001: bus_out = AC;
10         4'b0010: bus_out = IR;
11         4'b0011: bus_out = DR;
12         4'b0100: bus_out = TR;
13         4'b0101: bus_out = ins_mem;
14         4'b0110: bus_out = data_mem;
15         4'b0111: bus_out = PC;
16         default: bus_out = 8'b00000000;
17     endcase
18 end
19 endmodule

```

---

## Instruction Memory Module

The `instruction_memory` module stores a set of instructions and outputs the instruction at the address specified by the AR register.

```

1  module instruction_memory(enable, ins_out, AR, first_load, init_ins, clk);
2      input [3:0] AR;
3      input first_load, clk, enable;
4      input [127:0] init_ins;
5      output reg [7:0] ins_out;
6      reg [7:0] memory [15:0];
7
8      integer i;
9
10     always @(posedge clk) begin
11         if (first_load == 1) begin
12             for (i = 0; i < 16; i = i + 1)
13                 memory[i] = init_ins[i*8+:8];
14         end else if (enable == 1)
15             ins_out = memory[AR];
16     end
17 endmodule

```

---

## Data Memory Module

The `data_memory` module stores data and allows reading and writing operations based on the control signals and the address specified.

```

1  module data_memory(enable, data_out, AR, data_in, write, first_load, init_data, clk);
2      input [3:0] AR;
3      input write, first_load, clk, enable;
4      input [7:0] data_in;
5      input [127:0] init_data;
6      output reg [7:0] data_out;
7      reg [7:0] memory [15:0];
8
9      integer i;
10
11     always @(posedge clk) begin
12         if (first_load == 1) begin
13             for (i = 0; i < 16; i = i + 1)
14                 memory[i] = init_data[i*8+:8];
15         end else if (enable == 1 && write == 1)
16             memory[AR] = data_in;
17         else if (enable == 1)
18             data_out = memory[AR];
19     end
20 endmodule

```

---

## ALU Module

The alu module performs arithmetic and logic operations based on the control signals.

```

1  module alu(out, enable, mode, op1, op2);
2      input enable;
3      input [2:0] mode;
4      input signed [7:0] op1, op2;
5      output reg signed [7:0] out;
6
7      reg signed [7:0] root_temp;
8
9      always @ (mode, op1, op2, enable) begin
10         if (enable == 1'b1) begin
11             case(mode)
12                 3'b000: out = op1 + op2; // sum
13                 3'b011: out = op1 <<< 1; // arithmetic shift left
14                 3'b111: begin // root
15                     root_temp = 0;
16                     for (; root_temp * root_temp < op1;)
17                         root_temp = root_temp + 1;
18                     out = root_temp;
19                 end
20                 3'b100: out = ~(op1 ^ op2); // xnor
21                 3'b101: out = op1 >>> 1; // arithmetic shift right (division by 2)
22                 3'b110: out = -op1; // 2's complement
23                 default: out = op1;
24             endcase
25         end
26     end
27 endmodule

```

```
26     end
27 endmodule
```

---

## Counter Module

The `counter` module generates a sequence of states that control the sequence of operations in the CPU.

```
1 module counter(out, clk, reset);
2     input clk, reset;
3     output reg [2:0] out;
4     always @ (posedge clk) begin
5         out = out + 1;
6         if (reset==1)
7             out = 3'b000;
8     end
9 endmodule
```

---


## Decoder Module

The `decoder` module decodes the instruction into control signals that dictate the operation to be performed by the CPU.

```
1 module decoder(en, out, in);
2     input [2:3] in;
3     input en;
4     output reg [7:0] out;
5
6     always @ (in) begin
7         if (en == 1) begin
8             case (in)
9                 3'b000: out = 8'b00000001;
10                3'b001: out = 8'b00000010; // 2's complement
11                3'b010: out = 8'b00000100; // Arithmetic shift right
12                3'b011: out = 8'b00001000;
13                3'b100: out = 8'b00010000;
14                3'b101: out = 8'b00100000;
15                3'b110: out = 8'b01000000; // XNOR
16                3'b111: out = 8'b10000000;
17            endcase
18        end
19    end
20 endmodule
```

---





# Simulation and Testing

The design was tested using several testbench modules to verify its functionality.

## 1.0.1 Counter Test

The `counter_test` module verifies the operation of the `counter` module.

```
1 module counter_test3;
2     reg clk, reset;
3     wire [2:0] out;
4     counter count(out, clk, reset);
5     always begin
6         clk = ~clk;
7         #10;
8     end
9     initial begin
10        clk = 1; reset = 1;
11        #15;
12        reset = 0;
13        #110;
14        reset = 1;
15        #20;
16    end
17 endmodule
```

## 1.0.2 Decoder Test

The `decoder_test` module verifies the operation of the `decoder` module.

```
1 module decoder_test3;
2     reg [2:0] in;
3     wire [7:0] out;
4     reg en;
5     decoder deco(en, out, in);
6     initial begin
7         en = 1;
8         in = 3'b000;
9         #100;
10        in = 3'b001; // 2's complement
11        #100;
12        in = 3'b010; // Arithmetic shift right
13        #100;
14        in = 3'b011;
15        #100;
16        in = 3'b100;
17        #100;
18        in = 3'b101;
19        #100;
20        in = 3'b110; // XNOR
21        #100;
22        in = 3'b111;
23        #100;
24    end
```

```
25 endmodule
```

### 1.0.3 ALU Test

The alu\_test module verifies the operation of the alu module.

```
1 module alu_test3;
2     reg [7:0] op1, op2;
3     reg enable;
4     reg [2:0] mode;
5     wire [7:0] out;
6     alu alu(out, enable, mode, op1, op2);
7     initial begin
8         enable = 1;
9         mode = 3'b000;
10        op1 = 8'b00001001;
11        op2 = 8'b00000001;
12        #10;
13        mode = 3'b011;
14        #10;
15        mode = 3'b111;
16        #10;
17        mode = 3'b100; // XNOR
18        #10;
19        mode = 3'b101; // Arithmetic shift right
20        #10;
21        mode = 3'b110; // 2's complement
22        #10;
23    end
24 endmodule
```

### 1.0.4 CPU Test

The cpu\_test module verifies the operation of the entire CPU.

```
1 module cpu_test3;
2     reg [127:0] ins_mem, data_mem;
3     reg clk;
4     cpu cpu(ins_mem, data_mem, clk);
5     always begin
6         clk = ~clk;
7         #10;
8     end
9
10    initial begin
11        clk = 0;
12        ins_mem = 0;
13        data_mem = 0;
14
15        // Load operand from memory location 0 to AC
16        ins_mem[7:0] = 8'b01000000; // Load mem_0 into AC
17
18        // Check if AC is zero
19        ins_mem[15:8] = 8'b00000001; // Subtract 1 (no-op to use skip next instruction)
20    end
```

```

21     // If AC is zero, jump to the end
22     ins_mem[23:8] = 8'b11111111; // Exit (jump to end)
23
24     // Otherwise, find the highest set bit
25     ins_mem[31:8] = 8'b01100110; // 2's complement of AC
26     ins_mem[39:8] = 8'b01010001; // Store 2's complement in mem_1 (used as count)
27
28     // Loop: Shift right until AC becomes zero
29     ins_mem[47:8] = 8'b01000100; // Arithmetic shift right (division by 2) on AC
30     ins_mem[55:8] = 8'b00000001; // Subtract 1 (no-op to use skip next instruction)
31     ins_mem[63:8] = 8'b11110111; // Jump to loop if not zero
32
33     // At this point, mem_1 contains the count of shifts
34     // Compute 2^(mem_1 + 1) by shifting left
35     ins_mem[71:8] = 8'b01010010; // Load mem_1 into AC
36     ins_mem[79:8] = 8'b00000010; // Add 1 to AC (increment the count)
37     ins_mem[87:8] = 8'b01010001; // Store back to mem_1 (now it contains the exponent)
38
39     // Initialize result to 1
40     ins_mem[95:8] = 8'b01110101; // Load 1 into AC (root of mem_1 is 1)
41     ins_mem[103:8] = 8'b01010010; // Store 1 in mem_1
42
43     // Compute 2^(count + 1)
44     ins_mem[111:8] = 8'b01000001; // Load mem_1 into AC
45     ins_mem[119:8] = 8'b00110000; // Multiply AC by 2
46     ins_mem[127:8] = 8'b11111110; // Jump to next step if count + 1 shifts complete
47     ins_mem[127:8] = 8'b01010000; // Store result back to mem_0
48
49     // Exit
50     ins_mem[127:8] = 8'b11111111; // Exit
51
52     // Initial data: operand to round up
53     data_mem[7:8] = 8'b00001010; // Initial data at mem_0 (10)
54 end
55 endmodule

```

## Conclusion

The CPU design successfully demonstrates the fundamental principles of a simple CPU, including instruction fetch, decode, execute, and writeback stages. Further enhancements could include support for additional instructions, pipelining, and improved memory management.