

CPU Design Project Report

Fatemeh Amirabadi Prof. Atena Abdi

T	4	D 1 M 11	0	0
Introduction	T	Decoder Module	8	Z
Modules and Their Functions		Simulation and Testing	9	×
CPU Module		1.0.1 Counter Test	9	R .
Bus Module	5	1.0.2 Decoder Test	0	0,
Instruction Memory Module	6	1.0.2 Decoder lest		M
Data Memory Module		1.0.3 ALU Test	10	M E
ALU Module	7	1.0.4 CPU Test	10	O
Counter Module	8	Conclusion	11	H
Counter Module	8	Conclusion	11	Н

Introduction

This report presents the design and implementation of a simple CPU using Verilog. The CPU is capable of executing basic arithmetic and logic operations, loading and storing data from/to memory, and fetching instructions from an instruction memory.

1

Size of each part:

Momory size: 128 byte Instruction memory and data memory: 128 bytes

Opcod size: 8 bit

Bus size (based on bus-output): 8-bit

the bus can transfer 8-bit data between the CPU registers and memory modules

Size of each cpu register:

Alu-op1 : 8 bit alu-op2:8 bit

Pc :4bit AR :4bit TR:8bit

AC:8bit

DR:8bit IR:8bit Data:8bit address: 4bit



The CPU design is divided into several modules, each responsible for a specific function. The key modules are:

- cpu: The main module that coordinates the operation of other modules.
- instruction_memory: Stores and fetches instructions.
- data memory: Stores and fetches data.
- alu: Performs arithmetic and logic operations.
- counter: Generates sequential states.
- **decoder**: Decodes the instruction into control signals.

CPU Module

The cpu module coordinates the activities of the other modules based on the clock and the current state. It fetches instructions, decodes them, fetches operands, executes the instruction, and writes back the results. The sequence of operations is controlled by the seq_out signal from the counter module.

```
module cpu(init_ins, init_data, clk);
       input [127:0] init_ins;
2
       input [127:0] init_data;
3
       input wire clk;
       wire [2:0] seq_out;
6
       wire [7:0] decoder_out;
8
       reg enable;
9
       reg imem_enable, dmem_enable, alu_enable, decoder_enable;
10
       reg seq_reset, initial_load, memory_write;
11
       reg [2:0] alu_mode, decoder_in;
12
       reg [7:0] IR, DR, AC, TR, alu_op1, alu_op2;
13
       wire [7:0] alu_out, imem_out, dmem_out;
14
       reg [3:0] AR, PC;
```

```
wire signed [7:0] bus_output;
16
       reg [3:0] bus_selector;
17
18
       instruction_memory ins_memory(imem_enable, imem_out, AR, initial_load, init_ins, o
19
       data_memory data_memory(dmem_enable, dmem_out, AR, TR, memory_write, initial_load,
20
       counter sequencer(seq_out, clk, seq_reset);
21
       decoder decoder(decoder_enable, decoder_out, decoder_in);
22
       alu alu(alu_out, alu_enable, alu_mode, alu_op1, alu_op2);
23
       bus bus(bus_output, PC, AC, IR, DR, TR, AR, imem_out, dmem_out, bus_selector);
24
25
       initial begin
26
            enable = 1;
27
            initial_load = 1;
28
            imem_enable = 0;
29
30
            dmem_enable = 0;
            alu_enable = 0;
31
            decoder_enable = 0;
32
            seq_reset = 1;
33
            PC = 0;
34
            AC = 0;
35
       end
36
37
       always @(seq_out) begin
38
            if (enable == 1) begin
39
                initial_load = 0;
40
                case(seq_out)
41
                     3'b000: // ins fetch
42
                     begin
43
                         seq_reset = 0;
44
                         bus_selector = 4'b0111; // Select PC
45
                         AR = bus_output;
46
                         imem_enable = 1;
47
                     end
48
49
                     3'b001: // decode
                     begin
50
                         imem_enable = 0;
51
                         IR = imem_out;
52
                         decoder_enable = 1;
53
                         decoder_in = IR[6:4];
54
                     end
55
                     3'b010: // op fetch
56
                     begin
57
                         if (IR[7] == 1)
58
                             enable = 0;
59
                         AR = IR[3:0];
60
                         #2
61
                         dmem_enable = 1;
62
                         bus_selector = 4'b0110; //data memory
63
                         memory_write = 0;
64
                         decoder_enable = 0;
65
66
67
                     3'b011: // execute
68
                     begin
69
```

70

```
dmem_enable = 0;
71
                          DR = dmem_out;
72
                          if (decoder_out[0]) // Add
73
                          begin
74
                              alu_enable = 1;
75
                              bus_selector = 4'b0001; // Select AC
76
77
                              AC = bus_output;
78
                              alu_op1 = DR;
79
80
                              bus_selector = 4'b0011; // Select DR
81
                              alu_op2 = bus_output;
82
                              alu_mode = 3'b000;
83
84
                          end
85
                          else if (decoder_out[3]) // Load
                          begin
86
                              alu_enable = 1;
87
                              bus_selector = 4'b0011; // Select DR
88
                              alu_op1 = bus_output;
89
                              alu_op2 = bus_output;
90
                              alu_mode = 3'b000;
91
                          end
92
                          else if (decoder_out[4]) // Arithmetic shift left
93
                          begin
94
                              alu_enable = 1;
95
                              bus_selector = 4'b0011; // Select DR
96
                              alu op1 = bus output;
97
                              alu_op2 = bus_output;
98
                              alu_mode = 3'b011;
99
100
                          end
                          else if (decoder_out[5]) // Store
101
                          begin
102
                              bus_selector = 4'b0001; // Select AC
103
104
                              TR = bus_output;
105
                          else if (decoder_out[7]) // Root
106
                          begin
107
                              alu_enable = 1;
108
                              bus selector = 4'b0011; // Select DR
109
                              alu_op1 = bus_output;
110
                              alu_op2 = bus_output;
111
                              alu_mode = 3'b111;
112
                          end
113
                          else if (decoder_out[6]) // XNOR
114
                          begin
115
                              alu_enable = 1;
116
                              bus_selector = 4'b0001; // Select AC
117
                              alu_op1 = bus_output;
118
119
   bus_selector = 4'b0011; // Select DR
120
                              alu_op2 = bus_output;
121
                              alu_mode = 3'b100;
122
123
                          else if (decoder_out[2]) // Arithmetic shift right
124
                          begin
125
```

```
alu_enable = 1;
126
                                bus_selector = 4'b0011; // Select DR
127
                                alu_op1 = bus_output;
128
                                alu_op2 = bus_output;
129
                                alu_mode = 3'b101;
130
                           end
131
                           else if (decoder_out[1]) // 2's complement
132
                           begin
133
                                alu_enable = 1;
134
                                bus_selector = 4'b0011; // Select DR
135
                                alu_op1 = bus_output;
136
                                alu_op2 = bus_output;
137
                                alu_mode = 3'b110;
138
                           end
139
140
                      end
                      3'b100: // writeback
141
                      begin
142
                           alu_enable = 0;
143
                           AC = alu_out;
144
                           if (~decoder_out[5]) begin
145
                                bus_selector = 4'b0011; // Select DR
146
                                TR = bus_output;
147
148
                           memory_write = 1;
149
                           dmem_enable = 1;
150
                      end
151
                      3'b101: // program counter
152
                      begin
153
                           memory_write = 0;
154
                           dmem_enable = 0;
155
                           PC = PC + 1;
156
                      end
157
                      3'b110: // reset
158
159
                      begin
                           seq_reset = 1;
160
                      end
161
                  endcase
162
             end
        end
164
   endmodule
165
```

Bus Module

The instruction_memory module stores a set of instructions and outputs the instruction at the address specified by the AR register.

```
module bus(bus_out, PC, AC, IR, DR, TR, AR, ins_mem, data_mem, bus_selector);
input [7:0] PC, AC, IR, DR, TR, AR, ins_mem, data_mem;
input [3:0] bus_selector;
output reg signed [7:0] bus_out;
```

```
always @(*) begin
6
        case (bus_selector)
            4'b0000: bus_out = AR;
            4'b0001: bus_out = AC;
9
            4'b0010: bus_out = IR;
10
            4'b0011: bus_out = DR;
11
            4'b0100: bus_out = TR;
12
            4'b0101: bus_out = ins_mem;
13
            4'b0110: bus_out = data_mem;
14
             4'b0111: bus_out = PC;
15
             default: bus_out = 8'b00000000;
16
        endcase
17
18
   end
   endmodule
```

Instruction Memory Module

The instruction_memory module stores a set of instructions and outputs the instruction at the address specified by the AR register.

```
module instruction_memory(enable, ins_out, AR, first_load, init_ins, clk);
       input [3:0] AR;
2
       input first_load, clk, enable;
3
       input [127:0] init_ins;
4
       output reg [7:0] ins_out;
       reg [7:0] memory [15:0];
       integer i;
8
       always @(posedge clk) begin
10
           if (first_load == 1) begin
11
                for (i = 0; i < 16; i = i + 1)</pre>
12
                    memory[i] = init_ins[i*8+:8];
13
           end else if (enable == 1)
                ins_out = memory[AR];
15
       end
16
   endmodule
```

Data Memory Module

The data_memory module stores data and allows reading and writing operations based on the control signals and the address specified.

```
module data_memory(enable, data_out, AR, data_in, write, first_load, init_data, clk);
1
       input [3:0] AR;
2
       input write, first_load, clk, enable;
3
       input [7:0] data_in;
4
       input [127:0] init_data;
5
       output reg [7:0] data_out;
6
       reg [7:0] memory [15:0];
8
       integer i;
9
10
       always @(posedge clk) begin
11
           if (first_load == 1) begin
12
                for (i = 0; i < 16; i = i + 1)
13
                    memory[i] = init_data[i*8+:8];
14
           end else if (enable == 1 && write == 1)
15
                memory[AR] = data_in;
16
           else if (enable == 1)
17
                data_out = memory[AR];
18
       end
19
   endmodule
20
```

ALU Module

The alu module performs arithmetic and logic operations based on the control signals.

```
module alu(out, enable, mode, op1, op2);
1
       input enable;
2
       input [2:0] mode;
3
       input signed [7:0] op1, op2;
4
       output reg signed [7:0] out;
5
6
       reg signed [7:0] root_temp;
9
   always @ (mode, op1, op2, enable) begin
           if (enable == 1'b1) begin
10
                case (mode)
11
                    3'b000: out = op1 + op2; // sum
12
                    3'b011: out = op1 <<< 1; // arithmetic shift left
13
                    3'b111: begin // root
14
                         root_temp = 0;
15
                         for (; root_temp * root_temp < op1;)</pre>
16
                             root_temp = root_temp + 1;
17
                         out = root_temp;
18
19
                    end
20
                    3'b100: out = ~(op1 ^ op2); // xnor
                    3'b101: out = op1 >>> 1; // arithmetic shift right (division by 2)
21
                    3'b110: out = -op1; // 2's complement
22
                    default: out = op1;
23
24
                endcase
            end
25
```

```
26     end
27     endmodule
```

Counter Module

The counter module generates a sequence of states that control the sequence of operations in the CPU.

```
module counter(out, clk, reset);
input clk, reset;
output reg [2:0] out;
always @ (posedge clk) begin
out = out + 1;
if (reset == 1)
out = 3'b000;
end
endmodule
```

Decoder Module

The decoder module decodes the instruction into control signals that dictate the operation to be performed by the CPU.

```
module decoder(en, out, in);
1
       input [2:3] in;
2
       input en;
3
       output reg [7:0] out;
       always @ (in) begin
6
           if (en == 1) begin
                case (in)
                    3'b000: out = 8'b00000001;
9
                    3'b001: out = 8'b00000010; // 2's complement
10
                    3'b010: out = 8'b00000100; // Arithmetic shift right
11
                    3'b011: out = 8'b00001000;
12
                    3'b100: out = 8'b00010000;
13
                    3'b101: out = 8'b00100000;
14
                    3'b110: out = 8'b01000000; // XNOR
15
                    3'b111: out = 8'b10000000;
16
                endcase
17
           end
18
       end
19
   endmodule
20
```



Simulation and Testing

The design was tested using several testbench modules to verify its functionality.

1.0.1 Counter Test

The counter_test module verifies the operation of the counter module.

```
module counter_test3;
        reg clk, reset;
2
        wire [2:0] out;
3
        counter count(out, clk, reset);
4
        always begin
            clk = ~clk;
7
            #10;
        end
8
        initial begin
9
            clk = 1; reset = 1;
10
            #15;
11
            reset = 0;
12
            #110;
13
            reset = 1;
14
            #20;
15
        \verb"end"
16
   endmodule
17
```

1.0.2 Decoder Test

The decoder_test module verifies the operation of the decoder module.

```
module decoder_test3;
       reg [2:0] in;
2
       wire [7:0] out;
3
4
       reg en;
       decoder deco(en, out, in);
5
        initial begin
6
            en = 1;
7
            in = 3'b000;
            #100;
9
            in = 3'b001; // 2's complement
10
            #100;
11
            in = 3'b010; // Arithmetic shift right
^{12}
            #100;
13
            in = 3'b011;
14
            #100;
15
            in = 3'b100;
16
            #100;
17
            in = 3'b101;
18
            #100;
19
            in = 3'b110; // XNOR
20
            #100;
21
            in = 3'b111;
22
            #100;
23
24
        end
```

1.0.3 ALU Test

The alu_test module verifies the operation of the alu module.

```
module alu_test3;
       reg [7:0] op1, op2;
2
       reg enable;
3
       reg [2:0] mode;
4
       wire [7:0] out;
5
       alu alu(out, enable, mode, op1, op2);
6
7
       initial begin
            enable = 1;
8
            mode = 3'b000;
9
            op1 = 8'b00001001;
10
            op2 = 8'b00000001;
11
            #10;
12
            mode = 3'b011;
13
            #10;
14
            mode = 3'b111;
15
            #10;
16
            mode = 3'b100; // XNOR
17
            #10;
18
            mode = 3'b101; // Arithmetic shift right
19
            #10;
20
            mode = 3'b110; // 2's complement
21
            #10;
22
       end
23
  endmodule
24
```

1.0.4 CPU Test

The cpu_test module verifies the operation of the entire CPU.

```
module cpu_test3;
       reg [127:0] ins_mem, data_mem;
2
       reg clk;
3
       cpu cpu(ins_mem, data_mem, clk);
4
5
       always begin
6
           clk = ~clk;
            #10;
7
       end
8
9
       initial begin
10
           clk = 0;
11
           ins_mem = 0;
12
           data_mem = 0;
13
14
           // Load operand from memory location O to AC
15
           ins_mem[7-:8]
                             = 8'b01000000; // Load mem_0 into AC
16
17
            // Check if AC is zero
18
            ins_mem[15-:8] = 8'b00000001; // Subtract 1 (no-op to use skip next instructi
19
20
```

```
// If AC is zero, jump to the end
21
           ins_mem[23-:8] = 8'b111111111; // Exit (jump to end)
22
23
           // Otherwise, find the highest set bit
24
           ins_mem[31-:8]
                            = 8'b01100110; // 2's complement of AC
25
                            = 8'b01010001; // Store 2's complement in mem_1 (used as count
           ins_mem[39-:8]
26
27
           // Loop: Shift right until AC becomes zero
28
           ins_mem[47-:8]
                            = 8'b01000100; // Arithmetic shift right (division by 2) on AC
29
           ins_mem[55-:8]
                            = 8'b00000001; // Subtract 1 (no-op to use skip next instructi
30
           ins_mem[63-:8] = 8'b11110111; // Jump to loop if not zero
31
32
     At this point, mem_1 contains the count of shifts
33
           // Compute 2^(mem_1 + 1) by shifting left
34
           ins_mem[71-:8]
                           = 8'b01010010; // Load mem_1 into AC
35
           ins_mem[79-:8]
                           = 8'b00000010; // Add 1 to AC (increment the count)
36
                           = 8'b01010001; // Store back to mem_1 (now it contains the exp
           ins_mem[87-:8]
37
38
           // Initialize result to 1
39
           ins_mem[95-:8] = 8'b01110101; // Load 1 into AC (root of mem_1 is 1)
40
           ins_mem[103-:8] = 8'b01010010; // Store 1 in mem_1
41
           // Compute 2^{\circ}(count + 1)
43
           ins_mem[111-:8] = 8'b01000001; // Load mem_1 into AC
44
           ins_mem[119-:8] = 8'b00110000; // Multiply AC by 2
45
           ins_mem[127-:8] = 8'b111111110; // Jump to next step if count + 1 shifts comple
46
           ins_mem[127-:8] = 8'b01010000; // Store result back to mem_0
47
48
           // Exit
           ins_mem[127-:8] = 8'b11111111; // Exit
50
51
           // Initial data: operand to round up
52
           data_mem[7-:8] = 8'b00001010; // Initial data at mem_0 (10)
53
54
       end
   endmodule
55
```



The CPU design successfully demonstrates the fundamental principles of a simple CPU, including instruction fetch, decode, execute, and writeback stages. Further enhancements could include support for additional instructions, pipelining, and improved memory management.