

[Initial SVA Generation Prompt]

Given a Verilog code snippet as below:

[Verilog Code Snippet]

Please generate such a SystemVerilog assertion for it following the description:

[Natural Language Property Description]

Ensure the syntax correctness and the used signals should be from the Verilog code.