

[SVA Rechecking Prompt]

Given the desired natural language property description

[Natural Language Property description]

Please check whether the SystemVerilog assertion

[LLM-generated SVA]

operates with the correct logic and timing, i.e., clock cycle.

The relevant context of the used operators is given:

[SVA Quick Reference Table]

If there exist inconsistencies, please list the differences and modify it into a new SystemVerilog assertion.