Trabajo práctico final


Circuitos Lógicos Programables

Especialización en Sistemas Embebidos


Fernando Nicolas Calvet (fernando.n.calvet@gmail.com)

Diagrama general del hardware a implementar

El módulo UART RX recibe datos serie, el controlador del contador interpreta los comandos y el contador ascendente/descendente de 4 bits incrementa, decrementa o reinicia según los comandos.




Modulo contador




```
ENTITY contUpDw IS
        clk_i : IN STD_LOGIC;
        clr i : IN STD LOGIC;
        up i : IN STD LOGIC;
        down i : IN STD LOGIC;
        count : OUT STD LOGIC VECTOR (3 DOWNTO 0)
END contUpDw;
ARCHITECTURE contUpDw arq OF contUpDw IS
    SIGNAL aux:STD LOGIC VECTOR(3 DOWNTO 0) := "0000";
    PROCESS (clk_i, clr_i)
        IF (clr i = '1') THEN
            aux <= "0000";
        ELSIF (rising_edge(clk_i)) THEN
            IF (up i = '1') THEN
                aux <= aux + 1;
           ELSif(down_i = '1') THEN
                aux <= aux - 1;
            END IF:
        END IF:
    END PROCESS;
    count <= aux;
END contUpDw arg;
```

Modulo controlador




```
ENTITY contControl IS
   PORT (
       clk rx : IN STD LOGIC; -- Clock input
       rst clk rx : IN STD LOGIC; -- Active HIGH reset - synchronous
       rx_data : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- 8 bit data outpu
       rx data rdy : IN STD LOGIC; -- valid when rx data rdy is asset
       co up o : OUT STD LOGIC;
       co_down_o : OUT STD_LOGIC;
       co clr o : OUT STD LOGIC
ARCHITECTURE contControl arg OF contControl IS
  SIGNAL old rx data rdy : STD LOGIC;
  SIGNAL char data : STD LOGIC VECTOR(7 DOWNTO 0);
   PROCESS (clk rx)
       IF rising edge(clk rx) THEN
           IF rst clk rx = '1' THEN
               old rx data rdy <= '0';
               char data <= "000000000";
               old_rx_data_rdy <= rx_data_rdy;
               IF (rx data rdy = '1' AND old rx data rdy = '0') THEN
                   char data <= rx data;
                   IF (rx data = "01010101") THEN --U
                       co up o <= '1';
                       co down o <= '0';
                   END IF:
                   IF (rx_data = "01000100") THEN --D
                       co up o <= '0';
                       co down o <= '1';
                   END IF:
                   IF (rx data = "01000011") THEN --C
                       co_up_o <= '0';
                       co down o <= '0';
                   END IF:
                   co clr o <= '0';
               END IF;
           END IF; -- if !rst
       END IF;
   END PROCESS;
```


RTL analysis




RTL analysis





RTL analysis




Completo













Tabla de uso de recursos

Resource	Utilization	Available	Utilization %	
LUT	46	17600	0.26	
FF	40	35200	0.11	
10	8	100	8.00	



Name 1	Slice LUTs (17600)	Slice Registers (35200)	Bonded IOB (100)	BUFGCTRL (32)
∨ N uart_top	46	40	8	2
✓ ■ U0 (uart_cont)	46	40	0	0
> Cont_UpDw_i0 (up	3	8	0	0
meta_harden_rst_i	0	2	0	0
∨ 🗵 uart_rx_i0 (uart_rx)	43	30	0	0
meta_harden_rx	0	2	0	0
uart_baud_gen	8	8	0	0
uart_rx_ctl_i0 (ua	35	20	0	0

Posibilidades de mejora de implementación

Sería interesante realizar el contador de forma configurable tal que pueda utilizarse un "generic" para indicarle los bits de salida.

También podría mejorarse la implementación del testbench, ya que no se utiliza ninguna optimización al momento de enviar los datos simulados por la puerta serie.