# CPU学习笔记

# **HIT LAB**

# Lab1:基本组合逻辑设计

## 1.1. 加法器

请自行阅读,理解计算机中加法器的原理。实验要求设计有2个32位数输入和1个进位输入,产生1个32位的加法和结果和1个向高位的进位的加法器。

#### adder.v

```
1 `timescale 1ns / 1ps #定义时钟周期
2 module adder(
                       #模块化adder
3 input [31:0] ain, #设置32bit输入ain,[]内限制宽度,高位在前
    input [31:0] bin,
5 input
               cin, #设置上一级进位cin
               clk,
                      #设置clk是为了在测试中设置
6
    input
    output [31:0] sout,
7
    output
               CO
10 assign {co, sout} = ain + bin + cin; #注意,这里的写法{进位,求和}可以直接得到加法
  结果
11 endmodule
```

#### adder tb.v

```
1 `timescale 1ns / 1ps
2
3 module adder_tb;
4 reg [31: 0] ain, bin; #输入input在测试tb文件中用reg定义,因为输入寄存需要数值
5 reg cin, clk;
6
7 wire [31: 0] sout; #输出output在测试tb文件中用wire定义,因为需要查看输出信号
8 wire co;
9
10 initial begin #初始化输入参数
```

```
ain = 31'b0;
11
         bin = 31'b0;
12
         cin = 0;
13
14
         clk = 0;
15
      end
16
17
      always #10 clk = ~clk; #每隔10ns将clk翻转,生成时钟信号
18
                              #总是在clk信号上升沿触发,可以理解为if的条件
      always@(posedge clk) begin
19
         ain = $random;
                               #直接用$random表示为随机数,长度为所定义的长度
20
         bin = $random;
21
         cin = {$random} % 2; #用$random/n表示[-(n-1),(n-1)], {$random}/n表示
22
  [0,n-1]
23
      end
24
      adder u_adder(
                               #例化信号线
25
         .ain (ain
26
                      ),
         .bin (bin ),
27
28
         .cin (cin
                      ),
         .clk (clk
                      ),
29
30
         .sout (sout ),
         .co (co )
31
32
      );
33
34 endmodule
```

## 1.2. ALU

基于前面完成的加法器设计,设计一个简单的算术逻辑单元,能够执行以下16种算术逻辑运算操作。 实验要求ALU支持如下16种运算操作。

序号	运算操作	序号	运算操作
1	F=A加B	9	F=/A
2	F=A 加 B 加 Cin	10	F=/B
3	F=A 减 B	11	F=A+B
4	F=A 减 B 减 Cin	12	F=AB
5	F=A向左移位	13	F=A⊙B
6	F=A向右移位	14	F=A⊕B
7	F=A	15	F=/(AB)
8	F=B	16	F=0

```
#宏定义ALU中操作数的操作码
1 `define HALF_ADD 4'b0000
2 `define FULL ADD 4'b0001
3 `define SUB 4'b0010
 4 `define SUB CIN 4'b0011
 5 `define SLL 4'b0100
 6 `define RLL 4'b0101
 7 `define A 4'b0110
 8 `define B 4'b0111
9 `define NA 4'b1000
10 `define NB 4'b1001
11 `define OR 4'b1010
12 `define AND 4'b1011
13 `define XNOR 4'b1100
14 `define XOR 4'b1101
15 `define NAND 4'b1110
16 `define ZERO 4'b1111
17
18 `timescale 1ns / 1ps
19
20 module alu(
                                    #定义输入A,B,Cin ALU控制信号alu_sel
      input [31: 0]
                        Α, Β,
21
22
                         Cin, clk,
      input
23
      input [3: 0]
                         alu_sel,
24
25
      output [31: 0]
                         F,
      output
                         Cout
26
27);
28
      reg [31: 0]
                 result;
                             #定义中间寄存器reg保存计算结果
29
30
      assign F = result;
      assign Cout = (A & B) | (A & Cin) | (B & Cin); #全加算法中进位信号(有待优化)
31
32
      always@ (*) begin
33
          case(alu_sel)
                                 #用case选择ALU控制信号,选择不同的计算方法
34
                                                 #注意宏定义后要在前面加 `
35
              `HALF_ADD: result <= A + B;
                          result <= A + B + Cin; #不用宏定义可以直接 4'b0001
36
              `FULL ADD:
                                                  #如果想在case中某一句赋值多个变
              `SUB:
                          result <= A - B;
37
   量,可以用
                          result <= A - B - Cin; #begin {添加内容} end 实现
              `SUB_CIN:
38
39
              `SLL:
                          result <= A << 1;
40
41
              `RLL:
                          result <= A >> 1;
              `A:
42
                          result <= A;
43
              `B:
                          result <= B;
```


```
44
                `NA:
                             result <= ~A;
45
                `NB:
                             result <= ~B;
46
47
                `OR:
                             result <= A | B;
               `AND:
                             result <= A & B;
48
49
50
               `XNOR:
                             result <= \sim(A ^ B);
                `XOR:
                             result <= A ^ B;
51
                             result <= ~(A & B);
52
               `NAND:
                `ZERO:
                             result <= 32'h000000000;
53
54
55
               default: result <= A + B;</pre>
          endcase
56
57
       end
58
59 endmodule
```

#### alu\_tb.v

```
1 `timescale 1ns / 1ps
2
3 module alu_tb;
4
5
      reg [31: 0] A, B;
6
      reg Cin, clk;
7
      reg [3: 0] alu_sel;
8
      wire [31: 0] F;
9
10
      wire Cout;
11
12
      alu u_alu(
13
          .A (A
                       ),
14
          .B (B
                        ),
15
          .Cin (Cin
                        ),
          .clk (clk
16
                       ),
          .alu_sel(alu_sel),
17
18
          .F (F
                       ),
         .Cout (Cout )
19
      );
20
21
      initial begin
22
23
          A = 32'h000000000;
          B = 32'h000000000;
24
25
          alu_sel = 4'h0;
         clk = 0;
26
```

```
27
       end
28
       always #10 clk = ~clk;
29
30
       always@ (posedge clk) begin
31
            A = $random;
32
33
            B = $random;
            Cin = $random;
34
            alu_sel = $random;
35
36
       end
37
38 endmodule
```

#### 仿真结果



## Lab2: 内存与寄存器堆

## 2.1. 寄存器堆

学习 MIPS 计算机中寄存器堆的设计原理。实验要求设计寄存器堆,包含1个写端口和2个读端口。 寄存器堆的信号说明如下。

名称	宽度	方向	描述
clk	1	IN	时钟信号
raddr1	5	IN	寄存器堆读地址1
rdata1	32	OUT	寄存器堆读返回数据1
raddr2	5	IN	寄存器堆读地址2
rdata2	32	OUT	寄存器堆读返回数据2
we	1	IN	寄存器堆写使能
waddr	5	IN	寄存器堆写地址
wdata	32	IN	寄存器堆写数据


## regfile\_tb.v

```
1 `timescale 1ns / 1ps
2
3 module regfile(
      input
                    clk, we,
                                            #we-write enable 写寄存器需要使能
  信号,读不需要
                                            #5bit地址线,索引32个寄存器
      input [4: 0] raddr1, raddr2, waddr,
                                             #32bit数据线,数据位宽为32位
      input [31: 0]
6
                    wdata,
7
      output [31: 0] rdata1, rdata2
9);
10
      reg [31: 0] Datareg[31: 0];
                                     #Datareg表示32个寄存器,构成寄存器堆
11
                                      #第一个[31:0]表示reg宽度为32bit
12
                                      #第二个[31:0]表示索引的十进制范围,即reg个数
13
  为32个
      always@ (posedge clk) begin
14
         if(we)
15
             Datareg[waddr] <= wdata; #waddr索引regfile中的一个,写入wdata
16
      end
17
18
      assign rdata1 = Datareg[raddr1]; #读操作直接assign
19
      assign rdata2 = Datareg[raddr2];
20
21
22 endmodule
```

## regfile\_tb.v

```
1 `timescale 1ns / 1ps
2
```

```
3 module regfile_tb;
 4
 5
                     clk, we;
       reg
                    raddr1, raddr2, waddr;
 6
       reg [4: 0]
       reg [31: 0]
                     wdata;
 7
 8
 9
       wire [31: 0] rdata1, rdata2;
10
       regfile u_regfile(
11
           .clk(clk),
12
           .we(we),
13
           .raddr1(raddr1),
14
           .raddr2(raddr2),
15
           .waddr(waddr),
16
           .wdata(wdata),
17
           .rdata1(rdata1),
18
           .rdata2(rdata2)
19
20
       );
21
       always #10 clk = ~clk;
22
23
       initial begin
24
           clk = 0;
25
           we = 0;
26
           raddr1 = 0;
27
           raddr2 = 0;
28
           waddr = 0;
29
           wdata = 0;
30
           #100 we =1;
31
32
       end
33
       always@ (posedge clk) begin
34
           waddr = ($random)%10;
35
           wdata = $random;
36
           raddr1 = ($random)%10;
37
           raddr2 = ($random)%10;
38
39
       end
40
41 endmodule
```



#### 分析:

- 1. 在Datareg中未写入数据时,读出对应地址的reg数据为\*\*\*\*\*\*;
- 2. 在we信号使能后,时钟clk上升沿可以按照写地址索引到的reg写数据;
- 3. 写入的数据被保存在reg后,按照对应的读地址索引可以读出之前写入的对应位置的数据。

#### 2.2. RAM

学习 RAM 的读写时序,并定制一块 RAM IP 核,在顶层文件中实例化。实验要求实现同步 RAM,定制深度为65536,定制宽度为32。

RAM 顶层模块的接口信号说明如下。

名称	宽度	方向	描述
clk	1	IN	时钟信号
ram_wen	1	IN	同步 RAM 写使能,置位时写入
ram_addr	16	IN	同步 RAM 地址信号,表示读/写地址
ram_wdata	32	IN	同步 RAM 写数据信号,表示写入数据
ram_rdata	32	OUT	同步 RAM 读数据信号,表示读出数据

## Lab3: 给定指令系统的处理器设计

# 3.1. 实验内容

根据《计算机体系结构》第五章里 MIPS 指令集的基本实现,设计并实现一个符合实验指令的非流水处理器,包括 Verilog 语言的实现和 FPGA 芯片的编程实现,要求该处理器可以通过所提供的自动测试环境。

## 3.1.1. 处理器功能

本实验的任务是设计一个简单的RISC处理器,该处理器是在给定的指令集(与MIPS32类似)下构建的,支持12条指令。假定存储器分为数据缓冲存储器和指令缓冲存储器,且都可以在一个时钟周期内

完成一次同步存取操作,时钟信号和CPU相同。处理器的指令字长为32位,包含32个32位通用寄存器R0~R31,1个32位的指令寄存器IR和1个32位的程序计数器PC,1个256×32位指令缓冲存储器,1个256×32位的数据缓冲存储器。


## 3.1.2. 指令系统定义

处理器所支持的指令包括 LW , SW , ADD , SUB , SLL , AND , OR , XOR , SLT , MOVZ , BNE , J 。


其中仅有 LW 和 SW 是字访存指令,所有的存储器访问都通过这两条指令完成; ADD 、 SUB 、 SLL 、 AND 、 OR 、 XOR 、 SLT 、 MOVZ 是运算指令,他们都在处理器内部完成; BNE 是分支 跳转指令,根据寄存器的内容进行相对跳转; J 是无条件转移指令。

#### 整体结构

#### 参考资料[1]中生成的电路RTL图如下:



#### 修改后,全时钟上升沿同步触发逻辑如下:



该结构将寄存器if\_reg, id\_reg, exe\_reg, mem\_reg单独抽出,相当于为整个电路增加了四拍的延迟。 其中if, id, exe, ma, wb模块的具体RTL图下面列出。

#### 下面列出全时钟上升沿触发的CPU实现代码

# 单周期处理器设计 CPUsyn:

## cpu.vh verilog header 头文件 定义一些文件路径

```
1 //宏定义指令、数据、寄存器初始化信息的文件路径
2 `define TRACE FILE PATH
  "E:\\HITCPU\\CPU_Design_Lab4\\CPUsyn\\CPUsyn.data\\cpu_trace"
3 `define INST FILE PATH
  "E:\\HITCPU\\CPU_Design_Lab4\\CPUsyn\\CPUsyn.data\\inst_data.txt"
4 `define DATA FILE PATH
  "E:\\HITCPU\\CPU_Design_Lab4\\CPUsyn\\CPUsyn.data\\data_data.txt"
5 `define GPRS FILE PATH
  "E:\\HITCPU\\CPU_Design_Lab4\\CPUsyn\\CPUsyn.data\\reg_data.txt"
6
                         //定义运算类型指令的功能码func_code(区别于操作码opcode)
7 `define ADD 6'b100000
8 `define SUB 6'b100010
9 `define AND 6'b100100
10 `define OR 6'b100101
11 `define XOR 6'b100110
12 `define SLT 6'b101010
13 `define MOVZ 6'b001010
14 `define SLL 6'b000000
15 `define SW 6'b101011
                                //定义非运算类型指令的操作码opcode
16 `define LW 6'b100011
                                 //(SW, LW, BNE, J指令牺牲功能码地址换取操作数)
17 `define BNE 6'b000101
18 `define J 6'b000010
```

#### imem.v 存储指令数据(组合逻辑实现,注意区别于数据存储的时序逻辑实现方式)

```
1 `include "cpu.vh"
                          //下面用到头文件中的指令数据文件
2
3 module imem( //enter addr fetch inst
     input [31: 0] addr,
4
5
    output[31: 0] output_inst
6
7);
8
     reg [31: 0] data[255: 0]; //256×32 inst mem //能容纳256条32-bit
  的指令
                               //这里索引data的数组大小为256
10
11
     initial begin
         $readmemh(`INST_FILE_PATH, data); //从路径下的.txt文件读出存储的数据
12
13
     end
```

```
      14
      <td rowspan="2" // mail form of the content of the
```

#### regfile.v 寄存器堆

```
1 `include "./cpu.vh" //下面用到头文件中的寄存器初始化数据文件
2
                    //寄存器文件,与Lab3-3.3.1中不同之处在于添加了复位信号rst n
3 module regfile(
     input
                  clk, we, rst_n,
4
     input [4: 0]
                  rs1, rs2, wb_addr,  //在取出指令后进入id_stage,通过指令rs,rt
   寄存器地址索引
    input [31: 0] wdata, //wb_addr和wb_data分别为写回write_back的索引地址和待
  写回的数据
7
      output [31: 0] output_data_1, output_data_2 //源寄存器保存的数据信息
8
9);
10
     reg [31: 0] datareg[31: 0];
11
12
  initial begin
13
         $readmemb(`GPRS_FILE_PATH, datareg);
14
      end
15
16
17
      always@ (posedge clk) begin
        if(!rst_n) begin
18
             rdata1 <= 32'h00000000;
19 //
                                          //reg wire = <= conflict</pre>
20 //
             rdata2 <= 32'h00000000;
                                       //在always@中,无法对wire进行赋值,无
  论 =, <=
        end
                                        //只能对reg进行阻塞或非阻塞赋值
21
22
        else begin
23
            if(we) begin
                datareg[waddr] <= wdata;</pre>
24
25
            end
26
         end
     end
27
28
     assign rdata1 = datareg[raddr1]; //assign实际上是把reg的值给到wire类型
29
  信号上
      assign rdata2 = datareg[raddr2];
30
31
32 endmodule
```

```
1 module pc(
     input [31 :0] new_addr,
2
3
     input
                      clk,
     input
                      rst_n,
5
     input
                      pc_en,
6
7 output reg [31: 0] output_pc //将module中输出直接定义为reg,可以在
  always中赋值
8);
9
10
     always@ (posedge clk) begin
         if(!rst_n)
11
12
            output_pc <= 0 - 4;
                                         //output_pc = 0xfffffffc
                      //减4是因为默认(pc_add为组合逻辑)第一次pc+4后取指,这样刚好
        else
13
第一条地址为0
           output_pc <= (pc_en == 1)? new_addr : output_pc;</pre>
14
      end //若pc使能,则令output_pc = new_addr,否则pc值保持不变
15
16
17 endmodule
```

#### 加法器,用于地址的计算 add.v

```
1 module pcadd(
     input [31: 0] index1, index2,
2
4 output [31: 0] result
5);
6
7
    assign result = index1 + index2;
9 endmodule
```

#### 三选二选择器 pcsel.v

```
1 module pcsel(
                                //分支指令跳转目标地址
2
    input [31: 0]
                  jmp_addr,
    input [31: 0] pc_addr,
                                //顺序执行PC的地址(PC+4)
3
                                 //控制选择信号 由control_unit提供
4
    input
                   pc_sel,
5
   output [31: 0] next_addr
```

```
7 );
8
9 assign next_addr = (pc_sel == 1)? jmp_addr : pc_addr;
10 //若pc_sel为1,则执行跳转后的指令,若无效,则顺序执行
11 endmodule
```

## npc.v 和pc.v功能一致(寄存器),用来暂存pc+4后的地址

```
//对于跳转指令,需要PC作为基址,因此将npc送入后端计算单元
 1 module npc(
 2
       input [31 :0]
                        input_addr,
 3
       input
                          clk,
 4
       input
                          rst_n,
 5
       input
                          npc_en,
6
7
       output reg [31: 0] output_addr
8);
9
10
       always@ (posedge clk) begin
          if(!rst_n)
11
               output_addr <= 0;</pre>
12
13
          else
               output_addr <= (npc_en == 1)? input_addr : output_addr;</pre>
14
15
       end
16
17 endmodule
```

## instreg.v 本质上是个寄存器,存放正要执行的指令

```
1 module instreg(
2
      input [31: 0] input_inst,
3
      input
                         ir_en,
      input
                          clk,
5
      input
                         rst_n,
6
      output reg [31: 0] output_inst
7
8);
9
       always@ (posedge clk) begin
10
          if(!rst_n)
11
              output_inst <= 32'h000000000; //复位时存储nop指令
12
13
          else
              output_inst <= (ir_en == 1)? input_inst : output_inst;</pre>
14
```


```
15 end
16
17 endmodule
```

## iftest.v 取指模块


```
1 `timescale 1ns / 1ps
2
3 module iftest(
                                       //fetch instruction test
                   clk, rst_n, pc_sel, pc_en, ir_en, //pc使能、pc选择器使能,
      input
  指令寄存器使能
      input [31: 0] jmp_addr,
                                                       //跳转地址
5
6
7
      output [31: 0] fetch_inst, npc_input, output_pc //查看取得指令是否正确
8);
9
                                                       //在顶层模块化多个
      wire
             [31: 0] new_addr;
10
                                //用wire定义模块之间连接的信号线
  module
11
      wire
             [31: 0] output_inst;
      wire [31: 0] pc_addr;
12
      wire
             [31: 0] npc_addr;
13
14
      assign npc_input = new_addr;
                                     //将npc定义在if_reg中
15
16
      imem u_imem(
                                      //instruction memory //指令存储器
17
                                       //用pc寄存器输出索引imem中指令数据
18
          .addr(output_pc),
          .output_inst(fetch_inst)
                                       //读出mem中指令送入寄存器instreg
19
20
      );
21
                                       //program count //pc 实际是个寄存器
22
      pc u_pc(
                                       //pc的输入地址,默认是32'ffffffc 即 0-4
23
          .new_addr(new_addr),
          .clk(clk),
24
          .rst_n(rst_n),
25
          .pc_en(pc_en),
26
                                      //得到的pc直接用以索引imem
          .output_pc(output_pc)
27
28
      );
29
      add u_add(
                                       //实现顺序取指令,PC+4 组合逻辑
30
          .index1(output_pc),
31
          .index2(32'h00000004),
32
33
          .result(pc_addr)
      );
34
35
                                        //二选一,跳转地址 or 顺序地址(PC+4)
      pcsel u_pcsel(
36
          .jmp_addr(jmp_addr),
37
```

```
38     .pc_addr(pc_addr),
39     .pc_sel(pc_sel),
40
41     .next_addr(new_addr)
42     );
43
44 endmodule
```

#### iftest.RTL



## iftest.sim



可以看到在pc\_sel未使能前,取指动作一直是顺序进行的,取得的指令内容也是顺序得到的结果。


在pc\_sel使能后,pc将由跳转指令得到的跳转目标地址提供,可以看到在输入跳转地址0x00000004后的一拍,取得了该地址对应的指令内容0x8c020008。

这里引出一个问题: 在pc\_sel和jmp\_addr使能后,在当前时钟上升沿取得的指令并不是跳转指令取得的,而是顺序的下一条指令,应该是这样的吗?

问题分析:时钟上升沿处指令PC寄存器更新,然而此时索引指令mem取出的指令送入指令寄存器inst\_reg后还需要下一拍才能读出。在[1]中通过时钟下降沿实现一个时钟周期的PC索引读出指令信息,CPUsyn中多加一拍。

## ifreg.v 取指寄存器

```
1 module ifreg(
       input [31: 0] fetch_inst, npc_input,
 2
                       clk, rst_n, ir_en, npc_en,
 3
       input
 4
 5
       output [31: 0] inst_to_id,
 6
       output [31: 0] npc_output
7);
 8
       instreg u_instreg(
                                          //寄存指令
9
           .input_inst(fetch_inst),
10
           .ir_en(ir_en),
11
           .clk(clk),
12
13
           .rst_n(rst_n),
14
15
           .output_inst(inst_to_id)
       );
16
17
18
       npc u_npc(
                                          //寄存PC
           .input_addr(npc_input),
19
           .clk(clk),
20
           .rst_n(rst_n),
21
           .npc_en(npc_en),
22
23
24
           .output_addr(npc_output)
25
       );
26
27 endmodule
```



## registers.v 与regfile.v文件没有区别

```
1 `include "./cpu.vh"
2
3 module registers(
      input [4: 0] rs1, rs2, rd, #用指令中源寄存器rs,目标寄存器rd表示
  地址
      input [31: 0] wb_data,
5
      input
                     clk, rst_n, we,
6
7
      output [31: 0] output_data_1, output_data_2
8
9);
10
      reg [31: 0] datareg[31: 0];
11
12
      assign output_data_1 = datareg[rs1];
13
      assign output_data_2 = datareg[rs2];
14
15
16
      initial begin
          $readmemb(`GPRS_FILE_PATH, datareg); #唯一区别在于这里用文件为datareg赋
17
  初值
18
      end
19
```

```
20
       always@ (posedge clk) begin
21
           if(!rst_n) begin
                // output_data_1 = 32'h00000000;
22
23
           end
           else begin
24
               if(we == 1)
25
                    datareg[rd] <= wb_data;</pre>
26
            end
27
28
       end
29
30 endmodule
```


#### extender.v 对分支指令进行位拓展

```
1 `include "./cpu.vh"
2
3 module extender(
      input [5: 0] opcode,
      input [25: 0] input_26bit, //jmp inst_index //jmp指令的低26位
 5
 6
                                                           //拓展为32位
      output [31: 0] output_32bit
7
8);
9
      assign output_32bit[31: 0] = (opcode == `J)? { {6{input_26bit[25]}}},
   input_26bit[25: 0] }
11
                                                 : { {16{input_26bit[15]}}},
   input_26bit[15: 0]};
                                                   //lw,sw的偏移地址为低16位
12
13 endmodule
```

# idtest.v 译码模块

```
1 module idtest(
2 input clk, rst_n, we,
3 input [31: 0] current_inst, wb_data, //寄存器堆需要的写回信号(使能、地址、数据)
4 input [4: 0] wb_addr, //待被分解的指令
5 output [31: 0] output_data_1, output_data_2, ex_data, //ex_data:被拓展的立即数
7 output [4: 0] rt_addr, rd_addr,
```

```
8
       output [5: 0] op_code,
       output [10: 0] func_code
                                               //操作码送入控制单元识别当前指令
9
10);
11
12
       wire
              [31: 0]
                        imm_ex;
13
       wire
               [5: 0]
14
                         opcode;
15
       wire
               [4: 0]
                         rs;
16
       wire
              [4: 0]
                         rt;
17
       wire
              [4: 0]
                         rd;
                         funcode;
18
       wire
               [10: 0]
       wire
               [25: 0]
                         imm;
19
20
21
       assign opcode
                      = current_inst[31: 26];
                                                     //按照指令段分解指令
22
       assign rs
                      = current_inst[25: 21];
23
       assign rt
                      = current_inst[20: 16];
                      = current_inst[15: 11];
24
       assign rd
25
       assign funcode = current_inst[10: 0 ];
26
       assign imm
                      = current_inst[25: 0 ];
27
28
       assign rt_addr = rt;
       assign rd_addr = rd;
29
       assign op_code = opcode;
30
31
       assign func_code = funcode;
       assign ex_data = imm_ex;
32
33
34
       registers u_registers(
35
           .rs1(rs),
           .rs2(rt),
36
           .wb_addr(wb_addr),
37
38
           .wb_data(wb_data),
           .clk(clk),
39
           .rst_n(rst_n),
40
           .we(we),
41
42
           .output_data_1(output_data_1),
                                           //rs寄存器读出的数据
                                           //rt寄存器读出的数据
43
           .output_data_2(output_data_2)
44
       );
45
       extender u_extender(
                                  //特殊指令拓展模块
46
           .opcode(opcode),
47
           .input_26bit(imm),
48
           .output_32bit(imm_ex)
49
50
       );
51
52 endmodule
```



## dataholder.v 寄存器


```
1 module dataholder(
 2
       input
                [31: 0]
                            in,
 3
       input
                            clk,
 4
5
       output reg [31: 0] out
6);
 7
       always@(posedge clk) begin
8
           out <= in;
9
       end
10
11
12 endmodule
```

# idreg.v 译码寄存器

```
1 module idreg(
```

```
clk,
2
      input
3
      input [31: 0] data_reg_1, data_reg_2, imm_ex,
 4
      output [31: 0] output_data_1, output_data_2, ex_data
5
6);
7
8
      dataholder data1_reg(
          .in(data_reg_1),
9
10
          .clk(clk),
          .out(output_data_1) //rs寄存器读出的数据
11
      );
12
13
      dataholder data2_reg(
14
15
          .in(data_reg_2),
          .clk(clk),
16
          .out(output_data_2) //rt寄存器读出的数据
17
      );
18
19
                               //位拓展后的数据
20
      dataholder imm_reg(
          .in(imm_ex),
21
          .clk(clk),
22
          .out(ex_data)
23
      );
24
25
26 endmodule
```

idreg.RTL 三个寄存器,一目了然



#### mux32.v 二选一数据选择器

```
1 module mux32(
 2
             [31: 0] input_data1,
       input
               [31: 0] input_data2,
 3
       input
       input
 4
                       sel,
 5
 6
       output [31: 0] output_data
7);
 8
       assign output_data = (sel == 1)? input_data1 : input_data2;
 9
10
11 endmodule
```

#### alu.v 运算单元

```
1 `include "./cpu.vh"
2
3 module alu(
```


```
input [5: 0] alu_op,
                                          //实际运算码(funcode for alu, opcode for
   others)
       input
               [31: 0] input_data1,
 5
                                      //rs_data or pc
       input
              [31: 0] input_data2,
                                      //rt data or imm ex
 6
       input
 7
                       clk,
8
       input
                       rst_n,
9
10
       output [31: 0] output_result,
11
       output
                       equal mov
                                        //BNE比较寄存器数据是否相等
12);
13
       reg [31: 0] result;
14
15
       reg
                   equal;
       reg [31: 0] temp;
16
17
18
       assign output_result = result;
       assign equal_mov = equal;
19
20
21
       always@ (posedge clk) begin
22
           if(!rst_n) begin
23
               result = 32'b0;
               temp = 32'b0;
24
25
           end
           else begin
26
               case(alu_op)
27
                   `ADD : result = input_data1 + input_data2;
28
                   `SUB : result = input_data1 - input_data2;
29
                   `AND : result = input data1 & input data2;
30
                   `OR : result = input_data1 | input_data2;
31
                   `XOR : result = input_data1 ^ input_data2;
32
33
                   `SLT : result = (input_data1 < input_data2) ? 32'h00000001 :</pre>
   32 h00000000;
                   `MOVZ: result = (input_data2 == 0) ? input_data1 :
34
   32'h00000000;
                   //以上指令对应的input1, input2分别为rs, rt寄存器读出的数据
35
                   //以下跳转指令,input_data1为npc,input_data2为imm(拓展后)
36
                   `BNE : begin
37
                               result = (input_data2 << 2) + input_data1;</pre>
38
                               equal = (input_data1 - input_data2)? 1 : 0;
39
                           end
40
                   `J
41
                       : begin
                               temp = input_data2 << 2;</pre>
42
                               result = {input_data1[31: 26], temp[25: 0]};
43
                           end
44
45
                   default : begin
46
                                   result = input_data1 + input_data2;
47
                             end
```

```
48 endcase
49 end
50 end
51
52 endmodule
```

#### exetest.v 计算模块

```
1 module exetest(
 2
       input
                        clk, rst_n, mux_sel1, mux_sel2,
 3
       input
               [31: 0] output_data_1, output_data_2, ex_data, npc_addr,
       input
               [5: 0] alu_op,
 4
 5
 6
       output
                       euqal_mov,
 7
       output [31: 0] alu_output
 8
  );
9
               [31: 0] mux1_output;
10
       wire
11
       wire
               [31: 0] mux2_output;
12
       alu u_alu(
13
14
           .alu_op(alu_op),
           .input_data1(mux1_output),
15
           .input_data2(mux2_output),
16
           .clk(clk),
17
18
           .rst_n(rst_n),
           .output_result(alu_output),
19
20
           .equal_mov(euqal_mov)
21
       );
22
23
       mux32 mux_1(
           .input_data1(output_data_1), //rs 选择进入alu的是rs寄存器数据还是npc
24
           .input_data2(npc_addr),
25
           .sel(mux_sel1),
26
           .output_data(mux1_output)
27
28
       );
29
       mux32 mux_2(
30
           .input_data1(output_data_2), //rt 选择进入alu的是rt寄存器数据还是imm
31
           .input_data2(ex_data),
32
33
           .sel(mux_sel2),
           .output_data(mux2_output)
34
       );
35
36
37 endmodule
```

#### exe.RTL



#### alu\_output.v 运算单元输出结果寄存器

```
1 module alu_output(
 2
      input [31: 0] input_data,
 3
      input
                         clk,
      input
 4
                         rst_n,
 5
6
      output reg [31: 0] output_data //可以不定义为reg
7);
      //在这里定义中间reg变量result reg [31: 0] result
8
       //令assign output_data = result即可
9
      always@ (clk)
                    begin
10
          if(!rst_n)
11
              output_data = 32'h000000000;
12
          else
13
              output_data = input_data;
14
15
      end
16
17 endmodule
```

## exereg.v 计算寄存器

```
3
       input
                        clk, rst_n,
 4
 5
       output [31: 0] exe_out
6);
7
       alu_output u_alu_output(
8
9
           .input_data(alu_output),
           .clk(clk),
10
11
           .rst_n(rst_n),
           .output_data(exe_out)
12
13
       );
14
15 endmodule
```

#### dmem.v 数据存储器 时序逻辑(不同于指令存储器为组合逻辑)

```
1 `include "cpu.vh"
2
3 module dmem(
                 //enter addr fetch inst
      input [31: 0] alu_addr,
4
      input [31: 0] data,
5
                      we, clk, rst_n,
6
      input
7
      output[31: 0] output_data
8
9);
10
      reg [31: 0] data_mem[255: 0]; //256×32 inst mem
11
12
      initial begin
13
          $readmemh(`DATA_FILE_PATH, data_mem); //读32条32bit的数据
14
15
      end
16
17
      assign output_data = data_mem[alu_addr / 4];
18
19
      always@ (posedge clk) begin
20
          if(!rst_n)
              data_mem[alu_addr / 4] = 32'h000000000;
21
          else begin
22
              if(we == 1) begin
23
                  data_mem[alu_addr / 4] <= data; //store指令将rt对应数据存入
24
   data_mem
25
              end
          end
26
27
      end
```

## matest.v 访存模块

```
1 module matest(
                   clk, rst_n, mem_wen, //sw指令使能写数据存储器
2
      input
3
      input [31: 0] alu_result, rt_data,
4
     output [31: 0] load_data //lw指令读出的数据
5
6);
7
8
      dmem u_dmem(
         .alu_addr(alu_result), //用以索引需要读出存储器数据的地址 如lw指令的
9
  imm_ex
                         //store指令写回存储器的数据
         .data(rt_data),
10
         .we(mem_wen),
11
12
         .clk(clk),
         .rst_n(rst_n),
13
         .output_data(load_data)
14
15
     );
16
17 endmodule
```

# mareg.v 访存寄存器

```
1 module memreg(
       input [31: 0] data_temp,
2
3
       input
                     clk,
 4
      output [31: 0] load_data
5
6);
7
       datareg u_datareg(
8
           .input_data(data_temp),
9
           .clk(clk),
10
           .output_data(load_data)
11
12
       );
13
```

#### wbsel.v 写回选择


```
//write back select
 1 module wbsel(
 2
      input
                    sel,
      input [4: 0] rt_addr,
3
                                     #rt[16: 20]
      input [4: 0] rd_addr,
                                     #rd[11: 15]
4
 5
6
      output [4: 0] wb_addr
7);
8
      assign wb_addr = (sel == 1) ? rt_addr : rd_addr; #决定写回的寄存器是rt还是
   rd
10
11 endmodule
```

## wbtest.v 写回模块

```
1 module wbtest(
                                  //只有load, 计算指令需要将数据写回寄存器堆
               mux_sel_dmem, wb_addr_sel,  //选择写回的地址、数据
2
      input
      input [31: 0] alu_result, load_data, //load写回 rt, //alu写回 rd
3
      input [4: 0] rt_addr, rd_addr,
4
5
      output [31: 0] wb_data,
6
      output [4: 0] wb_addr
7
8);
9
      mux32 mux_dmem(
10
11
          .input_data1(alu_result),
          .input_data2(load_data),
12
13
          .sel(mux_sel_dmem),
14
          .output_data(wb_data)
15
      );
16
17
18
      wbsel u_wbsel(
          .sel(wb_addr_sel),
19
20
          .rt_addr(rt_addr),
          .rd_addr(rd_addr),
21
22
```

```
.wb_addr(wb_addr)
.wb_add
```

#### wbtest.RTL



# controlunit.v 控制单元

```
1 `include "./cpu.vh"
2
3 module controlunit(
                                     //为各个模块输送使能信号,为ALU输送操作码,实现控
   制的作用
      input
              [5: 0]
                          opcode,
                          alu_funcode,
5
      input
              [10: 0]
6
      input
                          clk, rst_n, equal,
7
      input
              [31: 0]
                          rt_data,
8
9
      output reg
                      pc_en,
10
      output reg
                      pc_sel,
11
       output reg
                      npc_en,
       output reg
12
                      ir_en,
13
       output reg
                      reg_wen,
```

```
14
      output reg
                      mem_wen,
15
      output reg
                     wb_sel_wen,
16
      output reg
                     mux1_sel,
      output reg
                     mux2_sel,
17
18
      output reg
                      dmem_sel,
19
      output reg
                     [10: 0] alu_op,
      output [9: 0] pipe_state
20
21);
22
23
      24
25
      reg [9: 0] state;
      reg [9: 0] next_state;
26
27
28
      assign pipe_state = state;
29
      parameter [9: 0] state_if = 10'b0000000001;
30
31
      parameter [9: 0] state_id = 10'b0000000010;
32
      parameter [9: 0] state_ex = 10'b0000000100;
      parameter [9: 0] state_ma = 10'b0000001000;
33
      parameter [9: 0] state_wb = 10'b0000010000;
34
      parameter [9: 0] state_ifreg = 10'b00001000000;
35
      parameter [9: 0] state_idreg = 10'b00010000000;
36
37
      parameter [9: 0] state_exreg = 10'b00100000000;
      parameter [9: 0] state_mareg = 10'b01000000000;
38
      parameter [9: 0] state_wbreg = 10'b10000000000;
39
40
41
      always@ (posedge clk) begin
          if(!rst_n) begin
                                    //low reset
42
              pc_en
                         <= 0;
43
                         <= 0;
44
              pc_sel
                         <= 1;
45
              npc_en
              ir_en
46
                         <= 0;
47
              reg_wen
                         <= 0;
48
              mem_wen
                        <= ⊙;
49
              wb_sel_wen <= 0;
50
              mux1_sel <= 0;
              mux2_sel
51
                         <= 0;
              dmem_sel
                        <= ⊙;
52
              state <= state_wb; //default state is writeback</pre>
53
              next_state <= state_if;</pre>
                                        //clk rise turn state into fetch
54
          end
55
          else begin
56
              state <= next_state;</pre>
57
              case(opcode) //according to the opcode decide function
58
59
                  ALU : alu_op <= alu_funcode[10: 0];
                  `SW : alu_op <= `SW;
60
```

```
61
                    `LW : alu_op <= `LW;
62
                    `BNE : alu_op <= `BNE;
                    `J : alu_op <= `J;
63
                    default: alu_op <= `J;</pre>
64
65
                endcase
66
                case(next_state)
67
                    state_if : next_state <= state_ifreg;</pre>
68
69
                    state_ifreg : next_state <= state_id;</pre>
                    state_id : next_state <= state_idreg;</pre>
70
71
                    state_idreg : next_state <= state_ex;</pre>
                               : next_state <= state_exreg;
72
                    state ex
                    state_exreg : next_state <= state_ma;</pre>
73
                    state_ma : next_state <= state_mareg;</pre>
74
75
                    state_mareg : next_state <= state_wb;</pre>
76
                    state_wb
                              : next_state <= state_if;</pre>
77
                endcase
78
                //according to the opcode and funcode decide control signal
79
                            <= (state == state_wb)? 1'b1 : 1'b0;
                pc_en
                            <= (state == state_if)? 1'b1 : 1'b0;
80
                ir_en
81
                mem wen
                            <= (state == state_exreg && opcode == `SW)? 1'b1 :</pre>
   1'b0;
                            <= (state == state_wb && (opcode == `J || (opcode ==
82
                pc_sel
   `BNE && equal == 1)))? 1'b1 : 1'b0;
                wb_sel_wen <= (opcode == `LW)? 1'b1 : 1'b0;
83
                mux1_sel <= (opcode == `J || opcode == `BNE)? 1'b0 : 1'b1;</pre>
84
    //jmp imm or rs_data
                           <= (opcode == `J || opcode == `BNE || opcode == `LW ||
85
                mux2_sel
   opcode == `SW)? 1'b0 : 1'b1;
                           <= (opcode == `LW)? 1'b0 : 1'b1;
86
                dmem_sel
87
                if(state == state_ma && (opcode == `LW || (opcode == ALU && !
   (alu_op[5: 0] == `MOVZ && rt_data != 0)))) begin
88
                    reg_wen <= 1'b1;
                end
89
90
                else begin
91
                    reg_wen <= 1'b0;
92
                end
           end
93
94
       end
95
96 endmodule
```

```
1 `timescale 1ns / 1ps
2
3 module cpu(
 4
       input
                        clk,
 5
       input
                        rst_n,
 6
 7
       output [31:0] debug_wb_pc,
8
       output
                        debug_wb_rf_wen,
9
       output
              [4:0]
                        debug_wb_rf_addr,
       output [31:0] debug_wb_rf_wdata,
10
11
       output [31:0] current_inst,
              [9: 0]
       output
12
                       state
13);
       //if
14
15
       wire
                        pc_sel;
16
       wire
                        pc_en;
17
       wire
                        ir_en;
18
       wire
               [31: 0] jmp_addr;
               [31: 0] fetch_inst;
19
       wire
               [31: 0] npc_input;
       wire
20
21
       wire
                [31: 0] output_pc;
                [31: 0] inst_to_id;
22
       wire
                [31: 0] npc_output;
23
       wire
24
       //id
25
       wire
                        reg_wen;
       wire
26
                        npc_en;
27
       wire
                [31: 0] wb_data;
                [31: 0] pc_sel_out;
28
       wire
       wire
                [4: 0] wb_addr;
29
       wire
                [31: 0] reg_output_data_1;
30
       wire
31
                [31: 0] reg_output_data_2;
                [31: 0] extend_data;
32
       wire
33
               [4: 0] rt_addr;
       wire
34
       wire
                [4: 0] rd_addr;
35
       wire
               [5: 0] op_code;
36
       wire
               [10: 0] func_code;
               [31: 0] id_output_data_1;
37
       wire
       wire
                [31: 0] id_output_data_2;
38
       wire
                [31: 0] ex_data;
39
       //exe
40
41
       wire
                        mux_sel1;
                        mux_sel2;
42
       wire
43
       wire
                [31: 0] alu_output_1;
       wire
                [5: 0] alu_op;
44
45
       wire
                        equal;
46
       wire
                [31: 0] alu_out;
                [31: 0] exe_out;
47
       wire
```

```
48
       //ma
       wire
49
                        mem_wen;
       wire
                        mux_sel_dmem;
50
51
       wire
                [31: 0] ma_data;
                [31: 0] load_data;
       wire
52
       //wb
53
54
       wire
                        wb_sel_wen;
55
56
       assign debug_wb_pc = output_pc;
       assign debug_wb_rf_wen = reg_wen;
57
       assign debug_wb_rf_addr = wb_addr;
58
       assign debug_wb_rf_wdata = wb_data;
59
       assign current_inst = fetch_inst;
60
61
       //if-ifreg-id-idreg-exe-exereg-mem-memreg-wb
62
63
       iftest u_if(
64
65
            .clk(clk),
66
            .rst_n(rst_n),
            .pc_sel(pc_sel),
67
68
            .pc_en(pc_en),
            .jmp_addr(alu_out),
69
70
            .fetch_inst(fetch_inst),
71
72
            .npc_input(npc_input),
            .output_pc(output_pc)
73
74
       );
75
76
       ifreg u_ifreg(
            .fetch_inst(fetch_inst),
77
78
            .npc_input(npc_input),
            .clk(clk),
79
            .rst_n(rst_n),
80
            .ir_en(ir_en),
81
82
            .npc_en(npc_en),
83
84
            .inst_to_id(inst_to_id),
            .npc_output(npc_output)
85
       );
86
87
       idtest u_id(
88
            .clk(clk),
89
            .rst_n(rst_n),
90
            .we(reg_wen),
                                //reg write enable
91
            .current_inst(inst_to_id),
92
93
            .wb_data(wb_data),
            .wb_addr(wb_addr),
94
```

```
95
 96
             .output_data_1(reg_output_data_1),
             .output_data_2(reg_output_data_2),
 97
             .ex_data(extend_data),
 98
             .rt addr(rt addr),
 99
             .rd_addr(rd_addr),
100
101
             .op code(op code),
             .func_code(func_code)
102
103
        );
104
        idreg u_idreg(
105
106
             .clk(clk),
             .data_reg_1(reg_output_data_1),
107
             .data_reg_2(reg_output_data_2),
108
             .imm_ex(extend_data),
109
110
             .output_data_1(id_output_data_1),
111
112
             .output_data_2(id_output_data_2),
113
             .ex data(ex data)
        );
114
115
        exetest u_exe(
116
             .clk(clk),
117
118
             .rst n(rst n),
             .mux_sel1(mux_sel1),
119
             .mux_sel2(mux_sel2),
120
             .output_data_1(id_output_data_1),
121
             .output_data_2(id_output_data_2),
122
             .ex_data(ex_data),
123
             .npc_addr(npc_output),
124
125
             .alu_op(alu_op),
126
127
             .euqal_mov(equal),
128
             .alu_output(alu_out)
129
        );
130
131
        exereg u_exereg(
             .alu_output(alu_out),
132
133
             .clk(clk),
             .rst_n(rst_n),
134
135
136
             .exe_out(exe_out)
        );
137
138
139
        matest u_memacc(
140
             .clk(clk),
             .rst_n(rst_n),
141
```

```
142
             .mem_wen(mem_wen),
             .alu_result(exe_out),
143
             .rt_data(reg_output_data_2),
144
145
             .load data(ma data)
146
        );
147
148
149
        memreg u_memreg(
150
             .data_temp(ma_data),
151
             .clk(clk),
152
153
             .load_data(load_data)
        );
154
155
        wbtest u_wb(
156
             .mux_sel_dmem(mux_sel_dmem),
157
             .wb_addr_sel(wb_sel_wen),
158
             .alu_result(exe_out),
159
160
             .load_data(load_data),
             .rt_addr(rt_addr),
161
             .rd_addr(rd_addr),
162
163
164
             .wb_data(wb_data),
165
             .wb_addr(wb_addr)
166
        );
167
        controlunit u_control(
168
             .opcode(op_code),
169
             .alu_funcode(func_code),
170
             .clk(clk),
171
172
             .rst_n(rst_n),
             .equal(equal),
173
             .rt_data(reg_output_data_2),
174
175
176
             .pc_en(pc_en),
177
             .pc_sel(pc_sel),
178
             .npc_en(npc_en),
             .ir_en(ir_en),
179
             .reg_wen(reg_wen),
180
             .mem_wen(mem_wen),
181
             .wb_sel_wen(wb_sel_wen),
182
183
             .mux1_sel(mux_sel1),
             .mux2_sel(mux_sel2),
184
             .dmem_sel(mux_sel_dmem),
185
186
             .alu_op(alu_op),
187
             .pipe_state(state)
        );
188
```

```
189
190 endmodule
```

# 五级流水线处理器设计 CPU\_Pipe:

## CPU.v 顶层文件

```
1 module cpu(
 2
       input
                        clk,
 3
       input
                        rst_n,
 4
 5
       output [31:0] debug_wb_pc,
 6
                        debug_wb_rf_wen,
       output
 7
       output [4:0]
                       debug_wb_rf_addr,
 8
       output [31:0] debug_wb_rf_wdata,
       output [31:0] current_if_inst, current_id_inst, current_exe_inst,
 9
   current_mem_inst,
       output [1: 0] forward_signal_a, forward_signal_b,
10
11
       output
                        pc_reg_en
12);
       //if
13
       wire
14
                        pc_sel;
15
       wire
                        if_id_wen;
16
       wire
               [31: 0] jmp_addr;
       wire
               [31: 0] fetch_inst;
17
18
       wire
               [31: 0] npc_input;
19
       wire
               [31: 0] output_pc;
       wire
               [31: 0] inst_to_id;
20
               [31: 0] npc_output;
21
       wire
               [31: 0] npc_output_if;
22
       wire
               [31: 0] if_pc;
23
       wire
       //id
24
       wire
25
                        reg_wen;
26
       wire
                        id_ex_wen;
27
       wire
               [31: 0] wb_data;
28
       wire
               [31: 0] pc_sel_out;
       wire
               [4: 0] wb_addr;
29
30
       wire
               [31: 0] reg_output_data_1;
31
       wire
               [31: 0] reg_output_data_2;
32
       wire
               [31: 0] extend_data;
               [5: 0] op_code;
33
       wire
```

```
34
       wire
                [10: 0] func_code;
                [31: 0] id_output_data_1;
35
       wire
       wire
               [31: 0] id_output_data_2;
36
                [31: 0] ex_data;
       wire
37
       wire
               [31: 0] id_inst;
38
       wire
                [31: 0] id_pc;
39
       wire
                [31: 0] inst_to_exe;
40
       wire
                [31: 0] npc_output_id;
41
42
       //exe
43
       wire
                        mux_sel1;
       wire
44
                        mux_sel2;
                [31: 0] alu_output_1;
       wire
45
                [5: 0] alu_op;
       wire
46
47
       wire
                        equal;
48
       wire
                        exe_wen;
49
       wire
                [31: 0] alu_out;
                [31: 0] exe_out;
50
       wire
51
       wire
               [31: 0] exe_inst;
52
       wire
                [31: 0] inst_to_mem;
       wire
                [31: 0] exe_pc;
53
54
       wire
                [31: 0] wb_rt;
55
       //ma
       wire
                                             //different from mem_wen
56
                        mem_en;
57
       wire
                        mux_sel dmem;
58
       wire
                [31: 0] ma_data;
                [31: 0] load_data;
59
       wire
       wire
                [31: 0] mem_inst;
60
61
       wire
                [31: 0] mem_pc;
       wire
                [31: 0] mem_alu_out;
62
63
64
       //wb
       wire
                        wb_sel_wen;
65
       // forwarding unit
66
67
       wire
                [31: 0] mux41_output_1;
68
       wire
                [31: 0] mux41_output_2;
69
       wire
                        id_ex_rstn;
                        data_hazard_id_ex_rstn;
70
       wire
       // branch predictor
71
72
       wire
                        bp_wen;
       wire
                        if_id_rstn;
73
                        logic_hazard_id_ex_rstn;
74
       wire
75
       wire
                        exe_pc_sel;
76
       wire
                        exe_reg_rst_n;
77
78
       assign debug_wb_pc = output_pc;
79
       assign debug_wb_rf_wen = reg_wen;
       assign debug_wb_rf_addr = wb_addr;
80
```

```
81
       assign debug_wb_rf_wdata = wb_data;
       assign current_if_inst = inst_to_id;
82
       assign current_id_inst = id_inst;
83
       assign current_exe_inst = exe_inst;
84
       assign current_mem_inst = mem_inst;
85
       assign pc_reg_en = pc_sel;
86
87
       iftest u_if(
                             //取指模块(PC寄存器)
88
89
           .clk(clk),
           .rst_n(rst_n),
90
           .pc_sel(pc_sel), //need to be modified at bp
91
                                   //输入跳转地址、PC+4 or imp_addr的控制信号
           .pc_en(pc_en),
92
           .jmp_addr(jmp_addr),
                                        //from bp_unit
93
94
           .fetch_inst(fetch_inst),
                                       //输出由PC索引得到imem中的指令
95
                                        //npc_input提供跳转指令所需NPC
96
           .npc_input(npc_input),
97
           .output_pc(output_pc)
98
       );
99
       ifreg u_ifreg(
                          //取指寄存器
100
101
           .fetch_inst(fetch_inst),
102
           .npc_input(npc_input),
           .pc_input(output_pc),
103
104
           .clk(clk),
                                        //复位信号由分支预测单元bp_unit控制
           .rst_n(if_id_rstn),
105
           .write_en(if_id_wen),
106
107
                                        //寄存指令、PC值、NPC一拍
108
           .inst_to_id(inst_to_id),
           .npc_output(npc_output_if),
109
           .pc_output(if_pc)
110
111
       );
112
                             //译码模块,主要是按照rs1,rs2读取寄存器堆中的值
       idtest u_id(
113
114
           .clk(clk),
115
           .rst_n(rst_n),
                             //寄存器堆写使能信号,由访存寄存器按照指令操作码控制
116
           .we(reg_wen),
           .current_inst(inst_to_id), //拆解指令为操作码、源寄存器、目标寄存器地址、功能
117
    码 or 立即数
           .wb data(wb data),
                             //写回模块(wb unit)经mem reg控制后返回的写数据和写地址
118
           .wb_addr(wb_addr),
119
120
           .output_data_1(reg_output_data_1), //寄存器堆读出的数据可以直接送入下一级
121
                                             //不需要再在id_reg中寄存一拍
122
           .output_data_2(reg_output_data_2),
           .ex data(ex data)
                                 //SW、LW、JMP类型指令所需的立即数imm位拓展
123
                                //注意此处拓展操作为组合逻辑,为保证时序一致,需要再寄
124
       );
    存一拍
125
```


```
//译码寄存器
126
       idreg u_idreg(
           .clk(clk),
127
           .rst_n(id_ex_rstn),
128
           .write en(id ex wen),
                               //id_reg复位信号由前递单元、分支预测单元选择控制
129
           .if inst input(inst to id), //输入if reg中保存的指令、PC和NPC
130
131
           .if_pc_input(if_pc),
           .npc_input(npc_output_if),
132
133
134
           .id_inst(id_inst),
135
           .id_pc(id_pc),
           .npc output(npc output id)
136
             //注意整个DECODE在一拍下输出指令、PC、NPC、源寄存器保存的数据和拓展后的立即数
137
       );
138
       idcontrol id_control(
                                 //译码控制单元 为ALU提供操作码
139
           .if inst input(inst to id),
140
141
           .clk(clk),
142
           .rst_n(id_ex_rstn),
143
144
           .mux_sel_sll(mux_sel_sll), //mux_sel_sll decide SLL(rt_data) or JMP
                                      //mux_sel1 decide ALU(rs_data) or others
145
           .mux_sel1(mux_sel1),
                                     //mux sel2 decide ALU(rt data) or
146
           .mux sel2(mux sel2),
    JMP.LW.SW(extend imm)
           .alu_op(alu_op)
147
148
       );
149
                                  //执行单元
150
       exetest u_exe(
                                    //操作码由id模块提供,不同与单周期可以用单个控制
151
           .rst_n(rst_n),
    单元直接提供
           .alu_op(alu_op),
                                    //这样操作保证了在流水线中ALU执行的指令是实时的
152
           .mux41_input_1(mux41_output_1), //输入由前递模块(forwarding unit)提供
153
154
           .mux41_input_2(mux41_output_2),
155
                                      //输出BNE指令所需比较相等信号以及ALU输出
           .euqal_mov(equal),
156
           .alu_output(alu_out)
                                      //这里的ALU为组合逻辑,保证数据同步发出
157
158
       );
159
                                 //执行寄存器
160
       exereg u_exereg(
           .alu_output(alu_out),
161
162
           .id_inst_input(id_inst),
           .exe_pc_input(id_pc),
163
164
           .clk(clk),
165
           .rst_n(exe_reg_rst_n), //复位信号由bp_unit提供
166
           .we(exe_wen),
167
           .exe_out(exe_out), //将ALU输出、指令和PC寄存一拍
168
169
           .exe_inst(exe_inst),
           .exe_pc(exe_pc)
170
```

```
171
       );
172
       exe_control exe_control(
                                     //执行控制单元
173
174
           .alu_op(alu_op), //op_code
           .clk(clk),
175
176
           .rst_n(exe_reg_rst_n),
           .mem_rt(reg_output_data_2), //对MOVZ指令的特殊处理,判断rt_data的值确定
177
    是否写回
178
           .equal(equal),
179
                                   //按照当前处理指令操作码控制数据存储器dmem写使能信
180
           .mem wen(mem wen),
    号
                                   //判断如果为分支指令,更新bp_unit中PHT、BTB
           .bp wen(bp wen),
181
           .exe_pc_sel(exe_pc_sel), //真实计算出分支指令是否需要发生跳转
182
                                   //寄存mem_rt
183
           .wb_rt(wb_rt)
184
       );
185
186
       matest u_memacc(
                              //访存模块
                                        LW, SW
187
           .clk(clk),
           .rst_n(rst_n),
188
189
           .mem_wen(mem_wen),
           .alu_result(exe_out),
190
           .rt_data(reg_output_data_2), //SW指令向对应地址存入rt_data
191
192
                                        //LW指令读出DMEM中存储的数据
193
           .load_data(ma_data)
194
       );
195
196
       memreg u_memreg(
                              //访存寄存器
           .data_temp(ma_data),
197
           .clk(clk),
198
199
           .rst_n(rst_n),
           .mem_en(mem_en),
200
           .exe_inst_input(exe_inst),
201
           .exe_pc_input(exe_pc),
202
203
           .alu_output(exe_out),
204
                                     //寄存DMEM读出数据、指令、PC和ALU计算输出值
205
           .load_data(load_data),
           .mem_inst(mem_inst),
206
           .mem_pc(mem_pc),
207
           .mem_alu_out(mem_alu_out)
208
209
       );
210
       memcontrol mem_control(
                                //访存控制模块
211
212
           .exe_inst(exe_inst),
213
           .clk(clk),
214
           .rst_n(rst_n),
           .wb_rt(wb_rt),
215
```

```
216
                                         //控制写回的地址和数据
217
            .wb sel wen(wb sel wen),
            .dmem_sel(mux_sel_dmem),
218
            .reg_wen(reg_wen)
219
        );
220
221
222
        wbtest u wb(
            .mux_sel_dmem(mux_sel_dmem),
223
224
            .wb addr sel(wb sel wen),
            .alu result(mem alu out),
                                           //ALU类指令返回计算结果
225
                                           //LW返回DMEM数据
            .load data(load data),
226
                                           //返回rt or rd
            .wb_inst(mem_inst),
227
228
229
            .wb_data(wb_data),
            .wb_addr(wb_addr)
230
231
        );
232
233
        controlunit u_control(
                                           //控制单元
234
            .clk(clk),
            .rst_n(rst_n),
235
236
             //always enable id exe exe mem mem wb reg write control
             //always disable mem wb rst
237
            .id_ex_wen(id_ex_wen),
238
239
            .exe wen(exe wen),
240
            .mem_en(mem_en),
            .pipe_state(state)
241
242
        );
243
                                                 //前递单元
        forwarding_unit forwarding_unit(
244
            .if_inst(inst_to_id),
245
246
            .id_inst(id_inst),
            .exe_inst(exe_inst),
247
            .mem_inst(mem_inst),
248
            .mem_rt_data(reg_output_data_2),
249
250
            .wb_rt_data(wb_rt),
251
            .alu_out(exe_out),
            .wb_out(wb_data),
252
            .npc_addr(npc_output_id),
253
254
            .rs output data(reg output data 1),
            .rt_output_data(reg_output_data_2),
255
256
            .ex_data(ex_data),
257
            .mux_sel_sll(mux_sel_sll),
258
            .mux_sel1(mux_sel1),
            .mux_sel2(mux_sel2),
259
260
261
            .pc_en(pc_en),
            .if_id_en(if_id_wen),
262
```

```
.id_ex_rstn(data_hazard_id_ex_rstn),
263
             .exe_forward_data(mux41_output_1),
264
             .wb_forward_data(mux41_output_2),
265
266
             .forward_signal_a(forward_signal_a),
             .forward signal b(forward signal b)
267
        );
268
269
270
        branch_predictor u_bp(
                                            //分支预测单元
271
             .clk(clk),
             .rst_n(rst_n),
272
             .bp_wen(bp_wen),
273
             .exe_pc_sel(exe_pc_sel),
274
             .write_inst_pc(exe_pc),
275
276
             .write_inst_jmp_addr(exe_out),
             .read_inst_pc(output_pc),
277
278
             .jmp_addr(jmp_addr),
279
280
             .pc_sel(pc_sel),
281
             .if_id_rstn(if_id_rstn),
             .id_exe_rstn(logic_hazard_id_ex_rstn),
282
             .exe_mem_rstn(exe_reg_rst_n)
283
        );
284
285
286
        mux1bit mux_pc_sel(
             .input_data1(logic_hazard_id_ex_rstn),
287
             .input_data2(data_hazard_id_ex_rstn),
288
289
             .sel(bp_wen),
290
291
             .output_data(id_ex_rstn)
        );
292
293
294 endmodule
```

## CPU.RTL



```
1 module forwarding_unit(
       input
 2
               [31: 0]
                           if_inst, id_inst, exe_inst, mem_inst,
 3
       input
               [31: 0]
                            mem_rt_data, wb_rt_data,
 4
       input
               [31: 0]
                            alu_out, wb_out,
 5
       input
               [31: 0]
                           npc_addr, rs_output_data, rt_output_data, ex_data,
 6
       input
                            mux_sel_sll, mux_sel1, mux_sel2,
 7
 8
       output
                            pc_en, if_id_en, id_ex_rstn,
                            exe_forward_data, wb_forward_data,
9
       output
               [31: 0]
                            forward_signal_a, forward_signal_b
               [1: 0]
10
       output
11);
                            forward_a, forward_b;
       wire
               [1: 0]
12
                            mux1_output, mux2_output, mux_sll_out;
13
       wire
               [31: 0]
14
       assign forward_signal_a = forward_a;
15
       assign forward_signal_b = forward_b;
16
17
18
       hazard_detection_unit hazard_detection_unit(
           .if_inst(if_inst),
19
           .id_inst(id_inst),
20
           .exe_inst(exe_inst),
21
           .mem_inst(mem_inst),
22
23
           .mem_rt_data(mem_rt_data),
           .wb_rt_data(wb_rt_data),
24
25
26
           .pc_en(pc_en),
           .if_id_en(if_id_en), //diffrent from id_ex
27
           .id_ex_rstn(id_ex_rstn), //clean id_ex_reg to make a nop
28
           .forward_a(forward_a),
29
           .forward_b(forward_b)
30
       );
31
32
33
       mux41 exe_hazard_mux(
           .input_data1(mux1_output),
34
           .input_data2(alu_out),
35
           .input_data3(wb_out),
36
           .input_data4(32'h00000000),
37
38
           .mux_sel(forward_a),
39
           .result(exe_forward_data)
40
41
       );
42
43
       mux41 mem_hazard_mux(
```

```
44
           .input_data1(mux2_output),
           .input_data2(alu_out),
45
           .input_data3(wb_out),
46
           .input_data4(32'h00000000),
47
           .mux sel(forward b),
48
49
           .result(wb forward data)
50
       );
51
52
53
       mux32 mux_sll(
54
           .input_data1({{27'b0}}, id_inst[10: 6]}), //rs sll need shamt
           .input_data2(npc_addr),
55
           .sel(mux_sel_sll),
                                    //mux_sel_sll==1 : out = input1
56
           .output_data(mux_sll_out)
57
       );
58
59
       mux32 mux_1(
60
61
           .input_data1(rs_output_data), //rs sll need shamt
           .input_data2(mux_sll_out),
62
           .sel(mux_sel1),
63
64
           .output_data(mux1_output)
       );
65
66
       mux32 mux_2(
67
           .input_data1(rt_output_data), //rt_data or extend_addr
68
           .input_data2(ex_data),
69
           .sel(mux_sel2),
70
           .output_data(mux2_output)
71
72
       );
73
74 endmodule
```

## hazard\_detection.v 数据冒险检测模块

```
1 `include "./cpu.vh"
2
3 module hazard_detection_unit(
                          if_inst, id_inst, exe_inst, mem_inst,
4
       input
               [31: 0]
       input
               [31: 0]
                          mem_rt_data, wb_rt_data,
5
6
                     pc_en, if_id_en, id_ex_rstn,
7
       output reg
       output reg [1: 0] forward_a, forward_b
8
9);
               [5: 0] if_op_code;
10
       wire
               [5: 0] id_op_code;
      wire
11
```

```
12
       wire
                [5: 0] exe_op_code;
13
       wire
                [5: 0] mem_op_code;
14
15
               [4: 0] if_id_inst_rs;
                                           //if->id
       reg
               [4: 0] if id inst rt;
16
       reg
17
       reg
               [4: 0] if_id_inst_rd;
18
               [4: 0] id_exe_inst_rs;
                                            //id->exe
       reg
19
               [4: 0] id_exe_inst_rt;
       reg
20
       reg
               [4: 0] id_exe_inst_rd;
21
               [4: 0] exe_mem_inst_rs;
                                            //exe->mem
       reg
               [4: 0] exe_mem_inst_rt;
22
       reg
23
               [4: 0] exe_mem_inst_rd;
       reg
               [4: 0] mem_wb_inst_rs;
24
                                           //mem->wb
       reg
25
               [4: 0] mem_wb_inst_rt;
       reg
26
               [4: 0] mem_wb_inst_rd;
       reg
27
28
                        mem_reg_write;
       reg
29
                        wb_reg_write;
       reg
30
                        hazard_exe_a;
       reg
                        hazard_exe_b;
31
       reg
32
       assign if_op_code = if_inst[31: 26];
33
       assign id_op_code = id_inst[31: 26];
34
35
       assign exe_op_code = exe_inst[31: 26];
36
       assign mem_op_code = mem_inst[31: 26];
37
38
       always@ (*) begin
39
           pc_en
                    <= 1'b1;
            forward_a
40
                        <= 2'b00;
           forward b
                        <= 2'b00;
41
42
           if_id_en
                        <= 1'b1;
43
           id_ex_rstn <= 1'b1;
44
45
           if_id_inst_rs <= if_inst[25: 21];</pre>
46
           if_id_inst_rt <= if_inst[20: 16];</pre>
47
           if_id_inst_rd <= if_inst[15: 11];</pre>
           id_exe_inst_rs <= id_inst[25: 21];</pre>
48
           id_exe_inst_rt <= id_inst[20: 16];</pre>
49
           id_exe_inst_rd <= id_inst[15: 11];</pre>
50
           exe_mem_inst_rs <= exe_inst[25: 21];</pre>
51
           exe_mem_inst_rt <= exe_inst[20: 16];</pre>
52
           exe_mem_inst_rd <= exe_inst[15: 11];</pre>
53
54
           mem_wb_inst_rs <= mem_inst[25: 21];</pre>
           mem_wb_inst_rt <= mem_inst[20: 16];</pre>
55
56
           mem_wb_inst_rd <= mem_inst[15: 11];</pre>
57
```

```
58
           if( (id_op_code == `LW) && (if_op_code != `LW) && ((id_exe_inst_rt ==
   if_id_inst_rs) || (id_exe_inst_rt == if_id_inst_rt)) ) begin
                                       //if inst is LW and (id/ex.rd == if/id.rs
59
                           <= 1'b0;
               pc_en
   or id/ex.rd == if/id.rt) stop pipeline
               if_id_en <= 1'b0; //for LW rd is rt actually</pre>
60
               id_ex_rstn <= 1'b0;
61
           end
62
           // LW, MOVZ enable mem_reg_write, wb_reg_write
63
64
           mem_reg_write <= (exe_op_code == `LW) || ((exe_op_code == `ALU) &&</pre>
   ((exe_inst[10:0] == 11'b00000_001010 && mem_rt_data != 32'h0) ||
   (exe_inst[10:0] != 11'b00000_001010)));
           wb_reg_write <= (mem_op_code == `LW) || ((mem_op_code == `ALU) &&</pre>
   ((mem_inst[10:0] == 11'b00000_001010 && wb_rt_data != 32'h0) ||
   (mem_inst[10:0] != 11'b00000_001010)));
           //if opcode not ALU or LW or MOVZ, no data hazard
66
67
           if ((id_op_code != `ALU) || (mem_reg_write == 1'b0) || (wb_reg_write
   == 1'b0)) begin
68
               forward_a <= 2'b00;
               forward_b <= 2'b00;
69
           end
70
71
           //ex hazard for a : exe->mem rd == id->exe rs a = 01 control
72
   alu_rs_input == last_alu_output
           if(mem_reg_write && (exe_mem_inst_rd != 0) && (exe_mem_inst_rd ==
73
   id_exe_inst_rs)) begin
74
               forward_a <= 2'b01;
75
           end
           //
                           for b : exe->mem rd == id->exe rt
76
           if(mem_reg_write && (exe_mem_inst_rd != 0) && (exe_mem_inst_rd ==
77
   id_exe_inst_rt)) begin
78
               forward_b <= 2'b01;
79
           end
80
           hazard_exe_a <= mem_reg_write && (exe_mem_inst_rd != 0) &&
81
   (exe_mem_inst_rd == id_exe_inst_rs);
82
           hazard_exe_b <= mem_reg_write && (exe_mem_inst_rd != 0) &&
   (exe_mem_inst_rd == id_exe_inst_rt);
83
           //mem hazard for a: mem->wb rd == id->exe rs a = 01 control
84
   alu_rs_input == last_wb_output
85
           if(wb_reg_write && (mem_wb_inst_rd != 0) && (mem_wb_inst_rd ==
   id_exe_inst_rs) && !hazard_exe_a) begin
               forward_a <= 2'b10; //handle exe hazard before</pre>
86
87
           end
           if(wb_reg_write && (mem_wb_inst_rd != 0) && (mem_wb_inst_rd ==
88
   id_exe_inst_rt) && !hazard_exe_b) begin
               forward_b <= 2'b10;
89
```

```
90
            end
 91
            //concern load-use
                                mem hazard
 92
            if(wb_reg_write && (mem_wb_inst_rt != 0) && (mem_wb_inst_rt ==
 93
    id exe inst rs) && (mem op code == `LW))
                forward_a <= 2'b10;
 94
            if(wb_reg_write && (mem_wb_inst_rt != 0) && (mem_wb_inst_rt ==
 95
    id_exe_inst_rt) && (mem_op_code == `LW))
 96
                forward_b <= 2'b10;
 97
 98
        end
 99
100 endmodule
```

## branch\_predictor.v 分支预测模块

```
1 module branch_predictor(
 2
       input
                           clk, rst_n, bp_wen, exe_pc_sel,
 3
               [31: 0]
                         write_inst_pc, write_inst_jmp_addr,
       input
 4
       input
               [31: 0]
                       read_inst_pc,
 5
                       jmp_addr,
       output
              [31: 0]
 6
7
       output reg
                          if_id_rstn, id_exe_rstn, exe_mem_rstn,
       output
                           pc_sel
8
9);
       //PHT
10
       reg [1: 0] pht_state[63: 0]; //11, 10 taken 01, 00 not taken
11
       //BTB
12
       reg [31: 0] btb_pc[63: 0];
13
14
       reg [31: 0] btb_jmp_addr[63: 0];
                   btb_valid[63: 0];
15
       reg
                   bp_jump;
16
       reg
                   bp_pc_sel;
17
       reg
                   pc_sel_choose;
18
       reg
19
       reg [31: 0] btb_jmp;
       wire [31: 0] read_pc;
20
21
22
       genvar i;
23
       generate
           for(i=0; i<64; i=i+1) begin
24
               initial begin
25
                   btb_valid[i]
                                  <= 1'b0;
26
27
                   btb_pc[i]
                                 <= 32'h0000_0000;
```

```
28
                    btb_jmp_addr[i] <= 32'h0000_0000;
29
                    pht_state[i] <= 2'b11;</pre>
30
                end
31
           end
32
       endgenerate
33
       always@ (posedge clk or posedge bp_wen) begin
34
35
            if(!rst_n) begin
36
                btb_jmp
                                <= 32'h0000_0000;
                bp_pc_sel
                                <= 1'b0;
37
38
                pc_sel_choose
                                <= 1'b1;
                bp_jump
                                <= 1'b0;
39
           end
40
           else begin
41
                if(btb_valid[read_pc[7: 2]] == 1'b1) begin
42
43
                    pc_sel_choose = 1'b0;
44
                    btb_jmp = btb_jmp_addr[read_pc[7: 2]];
45
                    if((pht_state[write_inst_pc[7: 2]] == 2'b00) ||
   (pht_state[write_inst_pc[7: 2]] == 2'b01))
46
                        bp_pc_sel <= 1'b0;</pre>
47
                    else
                        bp_pc_sel <= 1'b1;</pre>
48
49
                end
                else begin
50
                    pc_sel_choose = 1'b1;
51
52
                    bp_pc_sel <= 1'b0;</pre>
53
                end
54
55
                if(bp_wen) begin
                    if(write_inst_jmp_addr == (read_pc - 12))
56
57
                        pc_sel_choose = 1'b0;
58
                    if(write_inst_jmp_addr != (write_inst_pc + 4))
59
                                    <= 1'b1;
60
                        bp_jump
61
                    else
62
                        bp_jump
                                     <= 1'b0;
63
                    if((pht_state[write_inst_pc[7: 2]] == 2'b11) && bp_jump) begin
64
                        pht_state[write_inst_pc[7: 2]] = 2'b11;
65
                    end
66
67
                    if((pht_state[write_inst_pc[7: 2]] == 2'b11) && !bp_jump) begin
                        pht_state[write_inst_pc[7: 2]] = 2'b10;
68
69
                    end
                    if((pht_state[write_inst_pc[7: 2]] == 2'b10) && bp_jump) begin
70
71
                        pht_state[write_inst_pc[7: 2]] = 2'b11;
72
                    end
                    if((pht_state[write_inst_pc[7: 2]] == 2'b10) && !bp_jump) begin
73
```

```
74
                        pht_state[write_inst_pc[7: 2]] = 2'b01;
 75
                    end
                    if((pht_state[write_inst_pc[7: 2]] == 2'b01) && bp_jump) begin
 76
                        pht_state[write_inst_pc[7: 2]] = 2'b10;
 77
                    end
 78
 79
                    if((pht_state[write_inst_pc[7: 2]] == 2'b01) && !bp_jump) begin
                        pht_state[write_inst_pc[7: 2]] = 2'b00;
 80
                    end
 81
 82
                    if((pht_state[write_inst_pc[7: 2]] == 2'b00) && bp_jump) begin
 83
                        pht_state[write_inst_pc[7: 2]] = 2'b01;
 84
                    end
                    if((pht_state[write_inst_pc[7: 2]] == 2'b00) && !bp_jump) begin
 85
                        pht_state[write_inst_pc[7: 2]] = 2'b00;
 86
 87
                    end
 88
 89
                    if(bp_jump) begin
 90
                        btb_valid[write_inst_pc[7: 2]] <= 1'b1;</pre>
 91
                        btb_pc[write_inst_pc[7: 2]] <= write_inst_pc;</pre>
                        btb_jmp_addr[write_inst_pc[7: 2]] <= write_inst_jmp_addr;</pre>
 92
 93
                    end
                end
 94
 95
            end
        end
 96
 97
        always@ (*) begin
 98
            if(!rst_n) begin
 99
100
                if_id_rstn
                                <= 1'b0;
                id_exe_rstn
101
                                <= 1'b0;
                exe mem rstn
                                <= 1'b0;
102
103
            end
104
            else begin
                if(pc_sel_choose && exe_pc_sel && (write_inst_jmp_addr != (read_pc
105
    - 12))) begin
106
                    if_id_rstn
                                    = 1'b0;
107
                    id_exe_rstn
                                   = 1'b0;
108
                    exe_mem_rstn = 1'b0;
109
                end
                else begin
110
                    if_id_rstn
                                    = 1'b1;
111
112
                    id_exe_rstn
                                   = 1'b1;
113
                    exe_mem_rstn = 1'b1;
114
                end
115
            end
116
        end
117
118
        mux1bit mux_pc_sel(
```

```
119
             .input_data1(exe_pc_sel),
            .input_data2(bp_pc_sel),
120
            .sel(pc_sel_choose),
121
122
123
             .output_data(pc_sel)
        );
124
125
        mux32 mux_jmp_addr(
126
            .input_data1(write_inst_jmp_addr),
127
             .input_data2(btb_jmp),
128
            .sel(pc_sel_choose),
129
130
             .output_data(jmp_addr)
131
        );
132
133
        add u_add(
134
135
             .index1(read_inst_pc),
             .index2(32'h00000004),
136
137
138
             .result(read_pc)
        );
139
140
141 endmodule
```