

GROW 2025

First Global RISC-V Open Workshop

June 30 - July 2, 2025, University of São Paulo, São Paulo



RS5: Bridging Scalability and Efficiency in Modern Processor Design

Fernando Gehm Moraes

July 1, 11h00, 2025

GAPH-PUCRS

Agenda

- 1. RS5 RISC-V**
- 2. MEMPHIS Manycore**
- 3. SoC-Wimed**

RISC-V RS5

3

RISC-V developed at PUCRS

- No reference design (e.g., PULP, IBEX, CV32E40P, ...)
- No 3PIP
- Flexibility
- Support for OSs
- Open hardware - <https://github.com/gaph-pucrs/RS5>

- 32-bit integer ISA
- Machine and User Privileges
- Standardized Interrupt Controller
- Real-Time Clock (RTC)

RISC-V RS5

4

RV32IMACZicsr_Zihpm_Xosvm ISA


- **I** - Integer 32-bit
- **M** - Hardware multiplication and division
- **A** - Atomic instructions
- **C** - Compressed Instructions
- CSR with machine-mode and user-mode
- Hardware counters
- Custom offset-based virtual memory

RISC-V RS5

5

Other optional extensions

- Zicond
- Zcb (code size reduction)
- **Zkne (AES)**
 - *aes32esmi* and *aes32esi*
 - modified TinyCrypt library
- **Vector subset** (VLEN from 64 bits up to 1024 bits)



RISC-V RS5

Xosvm extension (dedicated extension)


- “**osvm**”: offset and size virtual memory
- **Paged** memory organization
 - divides the memory into contiguous, statically-sized pages for each process
- **Alternative** for:
 - **Sv32** extension requires the Supervisor mode (S-Mode)
 - Embedded Systems usually do not have S-Mode
 - **Physical Memory Protection (PMP)** extension
 - In Ibex PMP nearly doubles area footprint
- no need to add additional instructions - only R/W operations over CSRs

RISC-V RS5

Vector extension – subset, targeting ML applications

TABLE II
 INSTRUCTIONS OF THE RS5 VECTOR UNIT AND THE CYCLES PER
 REGISTER FOR DIFFERENT SEW CONFIGURATIONS.

Instruction Class	Instruction Names	SEW=8 Cycles/Reg	SEW=16 Cycles/Reg	SEW=32 Cycles/Reg	Optional
Arithmetic	VADD, VSUB, VRSUB	1	1	1	N
Logic	VAND, VOR, VXOR	1	1	1	Y
Shifts	VSLL, VSRL, VSRA	1	1	1	N
Mask Compares	VMSEQ, VMSNE, VMSLTU, VMSLT, VMSLEU, VMSLE, VMSGTU, VMSGT	1	1	1	N
Min/Max	VMIN, VMINU, VMAX, VMAXU	1	1	1	Y
Multiplication	VMUL, VMULH, VMULHU, VMULHSU	1	1	3-4	N
Widening Multiplication	VWMUL, VWMULU, VWMULSU	2	2	4-5	N
Multiply and Accumulate	VMACC, VNMSAC, VMADD, VNMSUB	2	2	4-5	N
Division	VDIV, VDIVU, VREM, VREMU	1-8	1-16	1-32	Y
Sum Reduction	VREDSUM	1	1	1	Y
Min/Max Reduction	VREDMIN, VREDMINU, VREDMAX, VREDMAXU	1	1	1	Y
Logic Reduction	VREDAND, VREDOR, VREDXOR	1	1	1	Y
Register Moves	VMV, VMVR, VMVSX, VMVXS	1	1	1	N
Unit-Strided Load/Store	VLE, VSE	~VLEN/32	~VLEN/32	~VLEN/32	N
Strided Load/Store	VSLE, VSSE	VLEN/8	VLEN/16	VLEN/32	N
Index load/Store	VLUXEI, VLOXEI, VSUXEI, VSOXEI	VLEN/8	VLEN/16	VLEN/32	N



Nunes, W. A., Santos, A., Moraes, F. G (2025). Accelerating Machine Learning with RISC-V Vector Extension and Auto-Vectorization Techniques In: ISCAS, pages 1-5.

RISC-V RS5

Configurable in the top SystemVerilog file

- *march* in the gcc flags

Parameter	Description	Options
Environment	Environment type	ASIC, FPGA
MULEXT	Include Hardware Multiplication/Division extension	MUL_OFF, MUL_ZMMUL, MUL_M
AMOEXT	Include Atomic operation extension	AMO_OFF, AMO_ZALRSC, AMO_ZAAMO, AMO_A
COMPRESSED	Include Compressed extension	TRUE, FALSE
XOSVMEnable	Include XOSVM extension (MMU)	TRUE, FALSE
ZIHPMEnable	Include ZIHPM extension (Performance Monitors)	TRUE, FALSE
ZKNEEnable	Include ZKNE extension (AES Hardware acceleration)	TRUE, FALSE
BRANCHPRED	Include Branch prediction	TRUE, FALSE
VEnable	Include Vector extension	TRUE, FALSE
VLEN	Vector length in bits	64, 128, 256, ...

```

module RS5
  import RS5_pkg::*;
#(
`ifndef SYNTH
  parameter bit DEBUG      = 1'b0,
  parameter string DBG_REG_FILE = "./debug/regBank.txt",
  parameter bit PROFILING   = 1'b0,
  parameter string PROFILING_FILE = "./debug/Report.txt",
`endif
  parameter environment_e Environment = ASIC,
  parameter mul_e MULEXT    = MUL_M,
  parameter amoext_e AMOEXT    = AMO_A,
  parameter logic [31:0] START_ADDR = '0,
  parameter bit COMPRESSED = 1'b0,
  parameter bit VEnable    = 1'b0,
  parameter int VLEN       = 256,
  parameter bit XOSVMEnable = 1'b0,
  parameter bit ZKNEEnable  = 1'b0,
  parameter bit ZCONDEnable = 1'b0,
  parameter bit ZCBEnable   = 1'b0,
  parameter bit HPMCOUNTEREnable = 1'b0,
  parameter bit BRANCHPRED  = 1'b1,
  parameter bit FORWARDING = 1'b1
)

```

RISC-V RS5

RISCOF compliant

- The RISC-V Architectural Tests ensure that software written for a given RISC-V Profile will run on all implementations that comply with that profile
- These tests ensure that the implementation follows correctly the ISA

Report generated on 2025-06-23 20:20 GMT by [riscov v](#)

Environment

Riscof Version	1.25.3
Riscv-arch-test Version/Commit Id	3.9.1
DUT	RS5
Reference	sail c simulator
ISA	RV32IMACUZicond_Zicsr_Zihpm_Zca_Zcb_Zkne
User Spec Version	2.2
Privilege Spec Version	1.1

Yaml

[Show all details](#) / [Hide all details](#)

Name

/home/moraes/RS5/riscov/extensions_work/extensions_checked.yaml ([show details](#))

/home/moraes/RS5/riscov/extensions_work/platform_checked.yaml ([show details](#))

Please visit [YAML specifications](#) for more information.

Summary

112 Passed, 0 Failed

Results

[Show all details](#) / [Hide all details](#)

Test

/home/moraes/RS5/riscov/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoadd.w-01.S	<input checked="" type="checkbox"/> Passed (show details)	/ho
/home/moraes/RS5/riscov/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoand.w-01.S	<input checked="" type="checkbox"/> Passed (show details)	/ho

Result


<input checked="" type="checkbox"/> ed (show details)	/ho
<input checked="" type="checkbox"/> ed (show details)	/ho

RS5 - implementation


10

4 stage pipeline

- Fetch (+ aligner and decompressor)
- Decode (+ branch prediction)
- Execute (+ div, mul, and atomic)
- Writeback




RS5 - Fetch (IF)



- Controls the reception of instructions from the instruction memory (I-MEM)
- Selects the **Program Counter** (PC) based on the following events:
 - Reset
 - Trap occurrence
 - Trap return
 - Jumps
 - Sequential operation (default)
- Can operate with **virtual memory** addresses when connected to an I-MMU for translating virtual to physical addresses (**XOSVM** extension)
- With Compressed Extension: includes an **address aligner**
 - Contains an instruction decompressor that converts 16-bit instructions into 32-bit instructions for decoding

Fetch


RS5 - Decode (ID)



- Extracts the operation (**op**) based on the fetched instruction
- Identifies the destination register (**rd**) and source registers (**rs**)
- Fetches the operands (**ops**) from the general-purpose register file (**GPR**)
- **Forwarding**
- **Hazard Detection**
- **Branch Predictor** (opcional)

Decode

RS5 – Execute (XU) (1/2)




UNITS:

- **LOAD/STORE**
- **ALU**
- **BRANCH**
- **CSR**
 - Executes atomic operations on CSR
 - Manages privileges and traps
- **Multiplication (MUL) and Division (DIV)** – optional (Zmmul)
- **Atomic** (optional): controls read-modify-write operations in memory
- **Vector** (optional)

Execute

RS5 – Execute (XU) (2/2)




Memory Write: performed in the XU stage

Multi-Cycle Operation Management: the execute stage controls the hold signal for multi-cycle operations:

- Multiplication: typically requires 4 to 5 cycles
- Division: may take up to 32 cycles
- Atomic operations: also managed via the hold signal
- Vector operations: 1-32 cycles

Execute

RS5 – Writeback (WB)



- Performs the write-back of operation results
- Writes data obtained from the data memory (D-MEM) after a read request issued by the LOAD/STORE unit
- **Optional:** a D-MMU can virtualize D-MEM addresses

Writeback


RS5 – PLIC and RTC

16

PLIC (Platform Level Interrupt Controller)

RTC (Real Time Clock)


Memory mapped peripherals



RS5 - performance

17

- 225.3 CoreMark @100MHz
- +26% LUTs/FFs and >2x performance w.r.t. **Ibex** (LowRISC, 2021)
- Tested on Nexys 7 FPGA



RISC-V RS5 (LASCAS 2024)

RS5 EVALUATION AND COMPARISON WITH SIMILAR CORES
 (Z*:ZICNTR, D*: ZIHPM, X*: XOSVM).

Core	LUTs	FFs	DSPs	Extensions	Modes	Freq. MHz	CoreMark
RS5 Baseline	2141	957	-	Z*	M, U	100	86.3
RS5	2380	1466	-	Z*, D*	M, U	100	86.3
	2553	1032	-	Z*, X*	M, U	100	86.3
	2222	842	12	Z*, Zmmul	M, U	100	212.3
	2814	1113	12	Z*, M	M, U	100	212.3
	3574	1757	12	Z*, M, X*, D*	M, U	100	212.3
Ibex	2184	1247	-	Z*, C	M, U	50	46.8
	2688	1329	1	Z*, M, C	M, U	50	111.6
Steel	2140	1434	-	Z*	M	50	68.0
RS5 - no LUTRAM	2721	1949	-	Z*	M, U	100	86.3
	3395	2105	12	Z*, M	M, U	100	212.3
SCR1	2938	1617	-	-	M	66	70.4
	3518	1747	4	M	M	50	114.3
CV32E40P	5111	2015	5	Z*, M, C	M, U	70	186.8



Memphis

Many-core Modeling Platform for Heterogenous SoCs

1. RS5 RISC-V

2. MEMPHIS Manycore

3. Soc-Wimed

Manycores

20

Manycore

- A SoC with hundreds to thousands of processing elements (PEs)

Network-on-Chip

- Scalability
- Parallel communications (flows)

ET-SoC-1: 1'000+ RISC-V Cores




Memphis

Manycore Modeling Platform for Heterogeneous SoCs

21

Components

- Software stack (**applications**, **management**, support libraries)
- Operating System (**MAestro**)
- Hardware layer → **Phivers** (**Processor Hive for RS5**)
- Generation tools
- Debugging tools



Memphis

Manycore Modeling Platform for Heterogeneous SoCs



22

Homogeneous region: GPPC

- General Purpose Processing Cores

Heterogeneous region: Peripherals

- Connected to PE borders
- Provides:
 - I/O Interface
 - Default: Application Injector
 - Default: MA Injector
 - Hardware acceleration



Memphis


Manycore Modeling Platform for Heterogeneous SoCs

23

PE – **Homogeneous** region

Processing Element:

- RS5 CPU
- DMNI (DMA + NI)
- Scratchpad memories
- Hermes router
- BrLite router




DMNI

24

Direct Memory Network Interface

- Interface between local memory and the 2 NoCs
- Specialized for NoC-based manycores




Local Memory

25

Scratchpad memories


Dual-port

- CPU access
- DMNI access



Parameterizable n# of pages

- Xosvm extension



Packet-Switching Router


26

Hermes router

- XY routing
- Packet switching
- Wormhole credit-based control flow
- End-of-packet (EOP)

Hermes has other versions:

- Asynchronous
- Virtual-channel
- Circuit-switching




Broadcast Router

27

BrLite router

- Based on BrNoC
- **Broadcast** transmission only
- Single-flit messages
- Fast transmission of control messages
- “Fault-tolerant” NoC




Operating System

28

MAestro Kernel (C Language): ~20 KB

- User tasks
 - Virtual Memory
 - Scheduler (best-effort or real-time)
- System Calls
- Message Passing Interface (MPI API)



Applications - toolchain

29

Support for recent GCC toolchain (14.2.0) – auto-vectorization



- **Newlib support (4.4.0)**
- **Default: newlib-nano specs**
 - Complete libc support
 - Software floating-point
 - 6 POSIX calls
 - 8 custom calls (NoC)

Application

30

Application

- Set of **tasks**
- Modeled as a CTG
(Communicating Task Graph)




Task


31

Task is a .c file which perform some computation and communication with other(s) task(s)

Example of an application task files



Example of a task code



```

int main(){

  int test[SIZE][SIZE];
  int pattern[SIZE][SIZE];
  int result, j;

  Receive(&msg, recognizer);

  Echo("Task P1 INIT\n");

  memcpy(test, msg.msg, sizeof(test));

  for(j=0; j<PATTERN_PER_TASK; j++){

    Echo("Task P1 FOR\n");

    memset(msg.msg, 0, sizeof(int)*MSG_SIZE);

    Receive(&msg, bank);

    //Echo("Task P1 received pattern from bank\n");

    memcpy(pattern, msg.msg, sizeof(pattern));

    result = dynamicTimeWarping(test, pattern);

    msg.length = 1;

    msg.msg[0] = result;

    Send(&msg, recognizer);

  }

  Echo("Task P1 FINISHEDD IN\n");
  Echo(itoa(GetTick()));

  exit();
}
  
```

Main View

32

Debug possibilities

- Communication flows
- Routing
- Link utilization
- Management Protocols



Mapping View

33

Debug possibilities

- Task mapping algorithm
- PEs occupation
- Task execution status


<input type="checkbox"/> All tasks status <input checked="" type="checkbox"/> Only running <input type="checkbox"/> Only terminated Updating <input type="checkbox"/> Without Task ID			
Slave 0x3	Slave 1x3	Slave 2x3	Slave 3x3
idct 256 RUN	start 260 RUN	dijkstra_0 512 RUN	dijkstra_4 516 RUN
iquant 257 RUN		dijkstra_1 513 RUN	divider 517 RUN
Cluster M 0x2	Slave 1x2	Cluster M 2x2	Slave 3x2
	ivlc 258 RUN		dijkstra_2 514 RUN
	print 259 RUN		dijkstra_3 515 RUN
Slave 0x1	Slave 1x1	Slave 2x1	Slave 3x1
bank 768 RUN	p4 772 RUN	cons 0 RUN	
p1 769 RUN	recognizer 773 RUN	prod 1 RUN	
Global M 0x0	Slave 1x0	Cluster M 2x0	Slave 3x0
	p2 770 RUN		
	p3 771 RUN		

CPU Utilization View

34

Debug possibilities:

- Scheduling algorithms
- OS and task bugs
- Other software malfunctions




Resources

35

Code, installation and usage instructions:

<https://github.com/gaph-pucrs/memphis-v>



gaph-pucrs / Memphis-V Public

Code Issues Pull requests Actions Security Insights

master 3 Branches 0 Tags

aedalzotto Add testcases

MAestro @ 6a8a381 Update RS5

Phivers @ 55bb229 Update RS5



FAPERGS | 60 ANOS
1964 - 2024



PROGRAMA
SEMI
CONDU
TORES

1. RS5 RISC-V

2. MEMPHIS Manycore

3. SoC-Wimed

SoC-WiMed: Wireless SoC for Medical Monitoring of Vital Signs with a Focus on Security and Low Power Consumption





PUCRS

UNISINOS

unipampa

EnSilica


Overview of the SoC-WiMed



Digital Block (PUCRS)

Hardware:

1. RS5 - RV32IMAC
 - a. PLIC
 - b. RTC
 - c. Memory
2. AXI-Lite bus
3. UART /SPI / GPIO / QSPI
4. MemLoader
5. Interface with other subsystems – AFE and BLE



<https://github.com/gaph-pucrs/RS5>


Software - Zephyr RTOS

- Deployment of the open-source Zephyr OS
- Low memory requirements (< 20 KB)
- Configuration and development of drivers
- Bluetooth support
- Multitasking capability




FPGA Prototyping

- FPGA Artix7 (@100MHz)
 - Arduino – simulates low-frequency ADC data



Multitasking debug




USB-Serial connection AES 128-bit encryption (Zkne)

Arduino


ASIC Implementation – TSMC 28 nm

- Post-synthesis simulation with physical memories @256MHz in the 3 corners - signoff ok (setup/hold)
- GDS: 620 μm x 380 μm



ASIC Implementation

- Analog on top – integration with the pad ring



**Thanks for
the
attention**

Q&A

43