

# Si570/Si571

PRELIMINARY DATA SHEET

# ANY-RATE I2C PROGRAMMABLE XO/VCXO

#### **Features**

- Any-rate programmable output frequencies from 10 to 945 MHz and select frequencies to 1.4 GHz
- I<sup>2</sup>C serial interface
- 3rd generation DSPLL<sup>®</sup> with superior jitter performance
- 3x better frequency stability than SAW-based oscillators
- Internal fixed crystal frequency ensures high reliability and low aging
- Available LVPECL, CMOS, LVDS, and CML outputs
- Industry-standard 5x7 mm package
- Pb-free/RoHS-compliant
- 1.8, 2.5, or 3.3 V supply

## **Applications**


- SONET / SDH
- xDSL
- 10 GbE LAN / WAN
- Low-jitter clock generation
- Optical modules
- Clock and data recovery




#### **Description**

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories' advanced DSPLL® circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-programmable to any output frequency from 10 to 945 MHz and select frequencies to 1400 MHz with <1 ppb resolution. The device is programmed via an I²C serial interface. Unlike traditional XO/VCXOs where a different crystal is required for each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL clock synthesis IC to provide any-rate frequency operation. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments typically found in communication systems.

#### **Functional Block Diagram**





Rev. 0.31 8/07



# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Detailed Block Diagrams	4
2. Electrical Specifications	
3. Functional Description	
3.1. Frequency Programming Summary	
3.2. Frequency Programming Details	
3.3. I2C Interface	
4. Serial Port Registers	
5. Si570 (XO) Pin Descriptions	
6. Si571 (VCXO) Pin Descriptions	
7. Ordering Information	
8. Si57x Mark Specification	
9. Outline Diagram and Suggested Pad Layout	
10. 8-Pin PCB Land Pattern	
Document Change List	
Contact Information	



# 1. Detailed Block Diagrams




Figure 1. Si570 Detailed Block Diagram




Figure 2. Si571 Detailed Block Diagram



# 2. Electrical Specifications

**Table 1. Recommended Operating Conditions** 

	3.3 V option	0.0=			
-	olo v option	2.97	3.3	3.63	
$V_{DD}$	2.5 V option	2.25	2.5	2.75	V
-	1.8 V option	1.71	1.8	1.89	
I <sub>DD</sub>	Output enabled LVPECL CML LVDS CMOS TriState mode	- - - -	120 108 99 90	130 117 108 98 75	mA
	V <sub>IH</sub>	0.75 x V <sub>DD</sub>	_	— 0.5	V
T <sub>A</sub>	VIL			85	°C
		In the second se	1.8 V option	1.8 V option	1.8 V option   1.71   1.8   1.89

#### Notes:

- 1. Selectable parameter specified by part number. See Section "7. Ordering Information" on page 21 for further details.
- 2. OE pin includes a 17 k $\Omega$  pullup resistor to V<sub>DD</sub> or a 17 k $\Omega$  pulldown to GND depending on the OE polarity specified in the part number. See "7. Ordering Information" on page 21.

Table 2. V<sub>C</sub> Control Voltage Input

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Control Voltage Tuning Slope <sup>1,2,3</sup>	K <sub>V</sub>	$V_{\rm C}$ 10 to 90% of $V_{\rm DD}$	_	33 45 90 135 180 356	_	ppm/V
Control Voltage Linearity <sup>4</sup>	L <sub>VC</sub>	BSL	<b>–</b> 5	±1	+5	- %
Control voltage Linearity		Incremental	-10	±5	+10	] ″
Modulation Bandwidth	BW		9.3	10.0	10.7	kHz
V <sub>C</sub> Input Impedance	Z <sub>VC</sub>		500	_	_	kΩ
Nominal Control Voltage	$V_{CNOM}$	@ f <sub>O</sub>	_	V <sub>DD</sub> /2	_	V
Control Voltage Tuning Range	$V_{C}$		0		$V_{DD}$	V

#### Notes:

- 1. Positive slope; selectable option by part number. See "7. Ordering Information" on page 21.
- 2. For best jitter and phase noise performance, always choose the smallest  $K_V$  that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope ( $K_V$ ), Stability, and Absolute Pull Range (APR)" for more information.
- 3.  $K_V$  variation is  $\pm 10\%$  of typical values.
- **4.** BSL determined from deviation from best straight line fit with V<sub>C</sub> ranging from 10 to 90% of V<sub>DD</sub>. Incremental slope determined with V<sub>C</sub> ranging from 10 to 90% of V<sub>DD</sub>.



**Table 3. CLK± Output Frequency Characteristics** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Programmable Frequency	f <sub>O</sub>	LVPECL/LVDS/CML	10	_	945	MHz
Range <sup>1,2,3</sup>	'0	CMOS	10	_	160	IVII IZ
,,			-20	_	+20	
Temperature Stability <sup>1,4</sup>		$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$	-50	_	+50	ppm
			-100		+100	
Aging	f <sub>a</sub>	Frequency drift over first year	_	_	±3	ppm
Aging	'a	Frequency drift over 15 year life	_	_	±10	ppm
Total Stability		Temp stability = ±20 ppm	_	_	±31.5	ppm
Total Stability		Temp stability = ±50 ppm	_	_	±61.5	ppm
Absolute Pull Range <sup>1,4</sup>	APR		±25	_	±375	ppm
Power up Time <sup>5</sup>	tosc		_	_	10	ms
Settling Time after Frequency	tene	f <sub>1</sub> within ±100 ppm of f <sub>0</sub>			100	μs
Change	t <sub>FRQ</sub>	$f_1 > \pm 100 \text{ ppm of } f_0$	_	_	10	ms

- 1. See Section "7. Ordering Information" on page 21 for further details.
- 2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.
- Nominal output frequency set by V<sub>CNOM</sub> = 1/2 x V<sub>DD</sub>.
   Selectable parameter specified by part number.
   Time from power up or tristate mode to f<sub>O</sub>.

Table 4. CLK± Output Levels and Symmetry

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
LVPECL Output Option <sup>1</sup>	V <sub>O</sub>	mid-level	V <sub>DD</sub> – 1.42	_	V <sub>DD</sub> – 1.25	V
	V <sub>OD</sub>	swing (diff)	1.1	_	1.9	$V_{PP}$
	V <sub>SE</sub>	swing (single-ended)	0.55	_	0.95	$V_{PP}$
LVDS Output Option <sup>2</sup>	V <sub>O</sub>	mid-level	1.125	1.20	1.275	V
	V <sub>OD</sub>	swing (diff)	0.5	0.7	0.9	$V_{PP}$
CML Output Option <sup>2</sup>	V <sub>O</sub>	mid-level	_	V <sub>DD</sub> – 0.75	_	V
Civil Output Option	V <sub>OD</sub>	swing (diff)	0.70	0.95	1.20	$V_{PP}$
CMOS Output Option <sup>3</sup>	V <sub>OH</sub>	I <sub>OH</sub> = 32 mA	0.8 x V <sub>DD</sub>	_	$V_{DD}$	V
CiviOS Output Option	V <sub>OL</sub>	I <sub>OL</sub> = 32 mA	_	_	0.4	V
Dia o / Fall time (20/000/)	+ +	LVPECL/LVDS/CML	_	_	350	ps
Rise/Fall time (20/80%)	$t_{R,} t_{F}$	CMOS with C <sub>L</sub> = 15 pF	_	1	_	ns
Symmetry (duty cycle)	SYM		45	_	55	%

- 1.  $50 \Omega$  to  $V_{DD} 2.0 V$ . 2.  $R_{term} = 100 \Omega$  (differential).
- 3.  $C_L = 15 pF$

Table 5. CLK± Output Phase Jitter (Si570)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units	
Phase Jitter (RMS)*	фЈ	12 kHz to 20 MHz (OC-48)	_	0.25	0.40	ps	
for F <sub>OUT</sub> ≥ 500 MHz		50 kHz to 80 MHz (OC-192)		0.26	0.37		
Phase Jitter (RMS)*	фЈ	12 kHz to 20 MHz (OC-48)	_	0.36	0.50	ps	
for F <sub>OUT</sub> of 125 to 500 MHz		50 kHz to 20 MHz (OC-192)		0.34	0.42		
*Note: Differential Modes: LVPECL/LVDS/CML. Refer to AN256 for further information.							



Table 6. CLK± Output Phase Jitter (Si571)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Phase Jitter (RMS) <sup>1,2,3</sup>	фј	Kv = 33 ppm/V				ps
for F <sub>OUT</sub> ≥ 500 MHz		12 kHz to 20 MHz (OC-48)	_	0.26	_	
		50 kHz to 80 MHz (OC-192)	_	0.26	_	
		Kv = 45 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.27	_	
		50 kHz to 80 MHz (OC-192)	_	0.26	_	
		Kv = 90 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.32	_	
		50 kHz to 80 MHz (OC-192)	_	0.26	_	
		Kv = 135 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.40	_	
		50 kHz to 80 MHz (OC-192)	_	0.27	_	
		Kv = 180 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.49	_	
		50 kHz to 80 MHz (OC-192)	_	0.28	_	
		Kv = 356 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.87	_	
		50 kHz to 80 MHz (OC-192)		0.33	_	

- 1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.
- **3.** See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.



Table 6. CLK± Output Phase Jitter (Si571) (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Phase Jitter (RMS) <sup>1,2,3</sup>	фЈ	Kv = 33 ppm/V				ps
for F <sub>OUT</sub> of 125 to 500 MHz		12 kHz to 20 MHz (OC-48)	_	0.37		
		50 kHz to 80 MHz (OC-192)	_	0.33		
		Kv = 45 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.37	_	
		50 kHz to 80 MHz (OC-192)	_	0.33	_	
		Kv = 90 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.43	_	
		50 kHz to 80 MHz (OC-192)	_	0.34		
		Kv = 135 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.50	_	
		50 kHz to 80 MHz (OC-192)	_	0.34		
		Kv = 180 ppm/V				
		12 kHz to 20 MHz (OC-48)	_	0.59	_	
		50 kHz to 80 MHz (OC-192)	_	0.35		
		Kv = 356 ppm/V				-
		12 kHz to 20 MHz (OC-48)	_	1.00	_	
		50 kHz to 80 MHz (OC-192)	_	0.39	_	

- 1. Differential Modes: LVPECL/LVDS/CML. Refer to AN255, AN256, and AN266 for further information.
- 2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.
- **3.** See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.

#### Table 7. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Period Jitter*	1	RMS	_	2	_	ps
renou sillei	JPER	Peak-to-Peak	_	14	_	μS

\*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to "AN279: Estimating Period Jitter from Phase Noise" for further information.



Table 8. Typical CLK± Output Phase Noise (Si570)

Offset Frequency (f)	120.00 MHz LVDS	156.25 MHz LVPECL	622.08 MHz LVPECL	Units
100 Hz	-112	-105	-97	
1 kHz	-122	-122	-107	
10 kHz	-132	-128	<b>–116</b>	
100 kHz	-137	-135	-121	dBc/Hz
1 MHz	-144	-144	-134	
10 MHz	-150	-147	-146	
100 MHz	n/a	n/a	-148	

Table 9. Typical CLK± Output Phase Noise (Si571)

Offset Frequency	74.25 MHz 90 ppm/V LVPECL	491.52 MHz 45 ppm/V LVPECL	622.08 MHz 135 ppm/V LVPECL	Units
100 Hz	<b>–</b> 87	<b>–</b> 75	<b>–</b> 65	
1 kHz	<b>–114</b>	<b>–100</b>	<b>–90</b>	
10 kHz	-132	<b>–116</b>	-109	
100 kHz	-142	-124	<b>–121</b>	dBc/Hz
1 MHz	-148	<b>–135</b>	-134	
10 MHz	<b>–</b> 150	-146	-146	
100 MHz	n/a	-147	-147	

**Table 10. Absolute Maximum Ratings** 

Parameter	Symbol	Rating	Units
Supply Voltage	$V_{DD}$	-0.5 to +3.8	Volts
Input Voltage	VI	-0.5 to V <sub>DD</sub> + 0.3	Volts
Storage Temperature	T <sub>S</sub>	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	>2500	Volts
Soldering Temperature (lead-free profile)	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time @ T <sub>PEAK</sub> (lead-free profile)	t <sub>P</sub>	20–40	seconds

- 1. Stresses beyond the absolute maximum ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions.
- 2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including soldering profiles.



# **Table 11. Environmental Compliance**

The Si570/571 meets the following qualification test requirements.

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002.3 B
Mechanical Vibration	MIL-STD-883F, Method 2007.3 A
Solderability	MIL-STD-883F, Method 203.8
Gross & Fine Leak	MIL-STD-883F, Method 1014.7
Resistance to Solvents	MIL-STD-883F, Method 2016

# Table 12. Programming Constraints ( $V_{DD}$ = 3.3 V ±10%, $T_A$ = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
		HS_DIV x N1 > = 6	10	_	945	MHz
Output Frequency	CKO <sub>F</sub>	HS_DIV x N1 = 5 N1 = 1	970	_	1134	MHz
		HS_DIV = 4 N1 = 1	1.2125	_	1.4175	GHz
M and RFREQ Value LSB Resolution	M <sub>RES</sub>	114.285 MHz 3rd Overtone Crystal	_	0.09	_	ppb
Internal Oscillator Frequency	f <sub>OSC</sub>		4850	_	5670	MHz
Unfreeze to NewFreq Delay					10	ms



## 3. Functional Description

The Si570 XO and the Si571 VCXO are low-jitter, programmable oscillators ideally suited for applications requiring multiple frequencies. The Si57x can be programmed to generate any output clock rate between 10 and 1.4 GHz with <1 ppb resolution. Output jitter performance exceeds the strict requirements of high-speed communication systems including OC-48/OC-192 and 10 Gigabit Ethernet.

The Si57x employs Silicon Laboratories' third-generation digital signal processing based phase-locked loop (DSPLL®) technology providing excellent jitter performance, digital programmability, and stability while requiring minimal external components. At the core of the Si57x is a digitally-controlled oscillator (DCO) based on DSPLL technology that is driven by a digital frequency control word and produces a low-jitter output clock. (See "1. Detailed Block Diagrams" on page 4.)

#### 3.1. Frequency Programming Summary

The output frequency is determined by programming the output dividers (HS\_DIV and N1) and the fine frequency control value (RFREQ). The value programmed into RFREQ is a high-resolution 38-bit value that adjusts the DCO frequency in a range from 4.85 to 5.67 GHz. The output of the DCO is divided down by HS\_DIV and N1 to produce the desired output frequency. The 38-bit length of RFREQ provides an output frequency resolution of better than 1 ppb.

#### 3.2. Frequency Programming Details

Programming consists of the following basic steps: deriving the actual crystal frequency, choosing new output dividers (HS\_DIV & N1), calculating a new frequency multiplier (RFREQ), and writing the new frequency set into the device (HS\_DIV, N1, and RFREQ).

#### 3.2.1. Selecting the Correct Output Dividers

By listing all of the combinations of HS\_DIV and N1, one can choose the output divider set with the lowest power within the allowed internal oscillator frequency range as specified in Table 12. The sets of dividers should be sorted to minimize  $f_{\rm osc}$  for power dissipation and to minimize N1 divider's power consumption. Silicon Laboratories' Si57x software automatically provides this optimization and returns the smallest HS\_DIV x N1 combination with the highest HS\_DIV value.

# 3.2.2. Calculating the Reference Frequency Multiplier (RFREQ)

RFREQ is a binary representation of the reference frequency multiplier and is 38 bits in length. To convert from a decimal number to the binary number RFREQ must be broken into two parts: the integer portion and the fractional portion. The first 10 most-significant-bits (MSBs) of RFREQ represent the integer portion, and the lower 28 least-significant-bits (LSB's) represent the fractional portion. The integer portion can be converted directly from decimal to binary (e.g. decimal 43 = hexadecimal 02Bh--the leading nibble only occupies two bits of RFREQ). The fractional portion should be made into an integer by multiplying by  $2^{28}$  and truncating (or rounding) the result as follows:

(e.g. 0.54587216\*2^28 = 146531442.18730496; then, truncate to 146531442). The truncated value can then be converted to binary (e.g. decimal 146531442 = hexadecimal 8BBE472h). The resulting binary RFREQ for 43.54587216 is 02B8BBE472h (02Bh concatenated with 8BBE472h).

#### 3.2.3. Programming Procedure

The following steps must be followed to set a new output frequency:

- 1. Read the frequency configuration (RFREQ, HS\_DIV, and N1) from the device after power-up or reset.
- Calculate the actual nominal crystal frequency (f<sub>XTAL</sub>) as: (f<sub>XTAL</sub> = f<sub>0</sub> x HS\_DIV x N1)/RFREQ where f<sub>0</sub> is the nominal output frequency.
- 3. Choose new output frequency (f<sub>1</sub>).
- 4. Choose the output dividers (HS\_DIV and N1) for the new output frequency by ensuring the DCO oscillation frequency (f<sub>osc</sub>) is within the allowed internal oscillator frequency (See Table 12) where: f<sub>osc</sub> = f<sub>1</sub> x HS\_DIV x N1.
- Calculate the new crystal frequency multiplication ratio (RFREQ<sub>1</sub>) as: f<sub>osc</sub> = f<sub>XTAL</sub> x RFREQ.
- Freeze the DCO (bit 4 of Register 137).
- 7. Write the frequency configuration (RFREQ, HS\_DIV, and N1).
- 8. Unfreeze the DCO and assert the NewFreq bit (bit 6 of Register 135) within the maximum delay specified in Table 12, "Programming Constraints," on page 11.

#### 3.2.4. Programming Procedure Example

The Si57x-EVB software can be used to generate examples as needed.



# 3.3. I<sup>2</sup>C Interface

The control interface to the Si570 is an  $I^2C$ -compatible 2-wire bus for bidirectional communication. The bus consists of a bidirectional serial data line (SDA) and a serial clock input (SCL). Both lines must be connected to the positive supply via an external pullup. Fast mode operation is supported for transfer rates up to 400 kbps as specified in the  $I^2C$ -Bus Specification standard.

Figure 3 shows the command format for both read and write access. Data is always sent MSB first. The timing specifications and timing diagram for the  $I^2C$  bus can be found in the  $I^2C$ -Bus Specification standard (fast mode operation). The device  $I^2C$  address is specified in the part number.




Figure 3. I<sup>2</sup>C Command Format



# 4. Serial Port Registers

**Note:** Any register not listed here is reserved and must not be written. All bits are R/W unless otherwise noted.

Register	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
7	High Speed/ N1 Dividers	F	HS_DIV[2:0	]			N1[6:2]		
8	Reference Frequency	N1[	N1[1:0]			RFREC	2[37:32]		
9	Reference Frequency		RFREQ[31:24]						
10	Reference Frequency		RFREQ[23:16]						
11	Reference Frequency				RFRE	Q[15:8]			
12	Reference Frequency				RFRE	Q[7:0]			
135	Reset/Memory Control	RST_REG	NewFreq						RECALL
137	Freeze DCO				Freeze DCO				

# Register 7. High Speed/N1 Dividers

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		HS_DIV[2:0]		N1[6:2]				
Туре	R/W					R/W		

Bit	Name	Function
7:5	HS_DIV[2:0]	DCO High Speed Divider.  Sets value for high speed divider that takes the DCO output f <sub>OSC</sub> as its clock input.  000 = 4  001 = 5  010 = 6  011 = 7  100 = Not used.  101 = 9  110 = Not used.  111 = 11
4:0	N1[6:2]	<b>CLKOUT Output Divider.</b> Sets value for CLKOUT output divider. Allowed values are [1] and [2, 4, 6,, $2^7$ ]. Illegal odd divider values will be rounded up to the nearest even value. The value for the N1 register can be calculated by taking the divider ratio minus one. For example, to divide by 10, write 0001001 (9 decimal) to the N1 registers. $0000000 = 1$ $11111111 = 2^7$

# Register 8. Reference Frequency

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	N1[1:0]				RFREC	[37:32]		
Type	R/W				R/	W		

Bit	Name	Function
7:6	N1[1:0]	CLKOUT Output Divider. Sets value for CLKOUT output divider. Allowed values are $[1, 2, 4, 6,, 2^7]$ . Illegal odd divider values will be rounded up to the nearest even value. The value for the N1 register can be calculated by taking the divider ratio minus one. For example, to divide by 10, write 0001001 (9 decimal) to the N1 registers. $00000000 = 1$ $11111111 = 2^7$
5:0	RFREQ[37:32]	Reference Frequency. Frequency control input to DCO.



Register	· 9.	Reference	Frequency
----------	------	-----------	-----------

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		RFREQ[31:24]							
Туре		R/W							

Bit	Name	Function			
7:0	RFREQ[31:24]	Reference Frequency.			
		Frequency control input to DCO.			

# Register 10. Reference Frequency

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		RFREQ[23:16]							
Туре		R/W							

Bit	Name	Function				
7:0	RFREQ[23:16]	Reference Frequency.				
		Frequency control input to DCO.				

# Register 11. Reference Frequency

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	RFREQ[15:8]							
Туре	R/W							

Bit	Name	Function			
7:0	RFREQ[15:8]	Reference Frequency.			
		Frequency control input to DCO.			



# Register 12. Reference Frequency

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	RFREQ[7:0]							
Туре		R/W						

Bit	Name	Function			
7:0	RFREQ[7:0]	Reference Frequency.			
		Frequency control input to DCO.			

# Register 135. Reset/Memory Control

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	RST_REG	NewFreq	N/A				RECALL	
Туре	R/W	R/W	R/W				R/W	

Reset settings = 00xx xx00

Bit	Name	Function
7	RST_REG	Internal Reset.
		0 = Normal operation.
		1 = Reset of all internal logic. Output tristated during reset.
		Upon completion of internal logic reset, RST_REG is internally reset to zero.
6	NewFreq	New frequency applied.
		Alerts the DSPLL that a new frequency configuration has been applied. This bit will clear itself when the new frequency is applied.
5:1	N/A	Always zero.
0	RECALL	Recall NVM into RAM.
		0 = No operation.
		1 = Write NVM bits into RAM. Bit is internally reset following completion of operation.



# Register 137. Freeze DCO

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name				Freeze DCO				
Туре	R/W							

Reset settings = 00xx xx00

Bit	Name	Function
7:5	Reserved	
4	Freeze DCO	Freeze DCO. Freezes the DSPLL so the frequency configuration can be modified.
3:0	Reserved	



# 5. Si570 (XO) Pin Descriptions





Table 13. Si570 Pin Descriptions

Pin	Name	Туре	Function
1	NC	N/A	No Connect.
2	OE	Input	Output Enable: See "7. Ordering Information" on page 21.
3	GND	Ground	Electrical and Case Ground.
4	CLK+	Output	Oscillator Output.
5	CLK- (N/A for CMOS)	Output	Complementary Output (N/C for CMOS).
6	V <sub>DD</sub>	Power	Power Supply Voltage.
7	SDA	Bidirectional Open Drain	I <sup>2</sup> C Serial Data.
8	SCL	Input	I <sup>2</sup> C Serial Clock.



# 6. Si571 (VCXO) Pin Descriptions




**Table 14. Si571 Pin Descriptions** 

Pin	Name	Туре	Function
1	V <sub>C</sub>	Analog Input	Control Voltage
2	OE	Input	Output Enable: See "7. Ordering Information" on page 21.
3	GND	Ground	Electrical and Case Ground
4	CLK+	Output	Oscillator Output
5	CLK- (N/A for CMOS)	Output	Complementary Output (N/C for CMOS)
6	V <sub>DD</sub>	Power	Power Supply Voltage
7	SDA	Bidirectional Open Drain	I <sup>2</sup> C Serial Data
8	SCL	Input	I <sup>2</sup> C Serial Clock



# 7. Ordering Information

The Si570/Si571 supports a wide variety of options including frequency range, start-up frequency, temperature stability, tuning slope, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si570/Si571 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Silicon Labs provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si570/Si571 XO/VCXO series is supplied in an industry-standard, RoHS compliant, Pb-free, 8-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.



**Figure 4. Part Number Convention** 



# 8. Si57x Mark Specification

Figure 5 illustrates the mark specification for the Si57x. Table 15 lists the line information.





Table 15. Si57x Top Mark Description

Line	Position	Description
1	1–10	"SiLabs"+ Part Family Number, 5xx (First 3 characters in part number)
2	1–10	Si570, Si571: Option1 + Option2 + Option3 + ConfigNum(6) + Temp
3	Trace Code	
	Position 1	Pin 1 orientation mark (dot)
	Position 2	Product Revision (D)
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7)
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site
	Position 10	"+" to indicate Pb-Free and RoHS-compliant



# 9. Outline Diagram and Suggested Pad Layout

Figure 6 illustrates the package details for the Si570/Si571. Table 16 lists the values for the dimensions shown in the illustration.






Figure 6. Si570/Si571 Outline Diagram

Table 16. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max	
Α	1.45	1.65	1.85	
b	1.2	1.4	1.6	
С		0.60 TYP		
d	0.97	1.17	1.37	
D		7.00 BSC		
D1	6.10	6.2	6.30	
е		2.54 BSC		
E		5.00 BSC		
E1	4.30	4.40	4.50	
L	1.07	1.27	1.47	
M	0.8	1.0	1.2	
S		1.815 BSC		
R		0.7 REF		
aaa	<u> </u>			
bbb	_	_	0.15	
ccc	_	_	0.10	
ddd	_	_	0.10	



# 10. 8-Pin PCB Land Pattern

Figure 7 illustrates the 8-pin PCB land pattern for the Si570/Si571. Table 17 lists the values for the dimensions shown in the illustration.




Figure 7. Si570/Si571 PCB Land Pattern

**Table 17. PCB Land Pattern Dimensions (mm)** 

Dimension	Min	Max
D2	5.08 REF	
D3	5.705 REF	
е	2.54 BSC	
E2	4.20 REF	
GD	0.84	_
GE	2.00	_
VD	8.20 REF	
VE	7.30 REF	
X1	1.70 TYP	
X2	1.545 TYP	
Y1	2.15 REF	
Y2	1.3 REF	
ZD	_	6.78
ZE	_	6.30

#### Note:

- **1.** Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
- 2. Land pattern design follows IPC-7351 guidelines.
- All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).

## **DOCUMENT CHANGE LIST**

#### Revision 0.1 to Revision 0.2

- Updated "Description" on page 1.
- Updated "1. Detailed Block Diagrams" on page 4 for both XO and VCXO.
- Updated the Nominal Control Voltage in Table 2, "V<sub>C</sub>
   Control Voltage Input," on page 5.
- Updated tables to reflect slight performance differences between Si570 and Si571.
- Added detail to the "3.2. Frequency Programming Details" on page 12.
- Revised "3.2.3. Programming Procedure" on page 12
  - Procedure now requires use of two frequency configuration register sets.
  - Procedure now recommends disabling output at powerup to protect equipment not expecting the default output frequency.
- Added second frequency configuration register set to the register tables.
- Added frequency configuration select register.
- Updated "7. Ordering Information" on page 21 to be consistent with the Si55x series devices.

#### Revision 0.2 to Revision 0.3

- Updated Table 1, "Recommended Operating Conditions," on page 5.
  - Device maintains stable operation over –40 to +85 °C operating temperature range.
  - · Supply current specifications updated.
- Updated Table 4, "CLK± Output Levels and Symmetry," on page 7.
  - Updated LVDS differential peak-peak swing specifications.
- Updated Table 5, "CLK± Output Phase Jitter (Si570)," on page 7.
- Updated Table 6, "CLK± Output Phase Jitter (Si571)," on page 8.
- Updated Table 7, "CLK± Output Period Jitter," on page 9.
  - Revised period jitter specifications.
- Updated Table 10, "Absolute Maximum Ratings," on page 10 to reflect the soldering temperature time at 260 °C is 20–40 sec per JEDEC J-STD-020C.
- Updated device programming procedure in Section "3.2.3. Programming Procedure" on page 12.
- Updated "7. Ordering Information" on page 21.
  - Changed ordering instructions to revision D.
- Added "8. Si57x Mark Specification" on page 22.

#### Revision 0.3 to Revision 0.31

- Updated "3.2.3. Programming Procedure" on page 12.
  - Corrected Step 6 to read "bit 4".
- Corrected Freeze DCO bit location in Register 137 to bit 4 on pages 14 and 18.



# Si570/Si571

## **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669

Toll Free: 1+(877) 444-3032 Email: VCXOinfo@silabs.com Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

