



Α D Ε

BOOSTER 5V, 600mA





3V3 PLL





LESC - Computer Systems Engineer Laboratory
Campus do Pici S/N
Block 723
Fortaleza, Ceará
www.lesc.ufc.br
Title Project P.N. PD1461 PCB P.N. 400.0263.00 X10Giga Project 3V3 PLL Power Source DATACOM Observation A3 Designer <Designer> Engineer <Engineer>


Monday, June 09, 2008























FPGA_5







LESC - Computer Systems Engineer Laboratory
Campus do Pici S/N
Block 723
Fortaleza, Ceará
www.lesc.ufc.br

Title

X10Giga Project

Contents
FPGA1_8

Observation

Scale

Size
A3


Monday, June 09, 2008


Rev
A3


A


Sheet
- Cengineer
- Ce

FPGA_8 (GTP_POWER)









С

D

Ε

Α

В

LESC - Computer Systems Engineer Laboratory
Campus do Pici S/N
Block 723
Fortaleza, Ceará
www.lesc.ufc.br

Title
X10Giga Project


Contents
XFPs

Observation


Scale
A3

Engineer
<Engineer>
Designer
<Designer
<Designer>
Sheet

15 of 30




GERAÇÃO DE RELÓGIO PARA MGT DO SFP2




Α

VCXO DIFERENCIAL ANYRATE SFP2




GERAÇÃO DE RELÓGIO PARA MGT DO SFP3




Α

VCXO DIFERENCIAL ANYRATE SFP3





GERAÇÃO DE RELÓGIO PARA MGT DO SFP4



Α


VCXO DIFERENCIAL ANYRATE SFP4






Α


VCXO DIFERENCIAL ANYRATE SFP5




GERAÇÃO DE RELÓGIO PARA OS PHYS, FPGA E BUS_MPU




VCXO DIFERENCIAL ANYRATE PHY2






ESC	LESC - Computer Systems Engineer Laboratory Campus do Pici S/N Block 723 Fortaleza, Ceará www.lesc.ufc.br		Project P.N. PD1461 PCB P.N. 400.0263.00		
	X10Giga Project Contents PLL_PHY		Status	Status	
DATACOM	- Observation		Scale	Size A3	Rev A
Monday, June 09, 2008	Engineer <engineer></engineer>	Designer <designer></designer>	Sheet 21	of 30	



C

D

Ε



В

Α

LESC - Computer Systems Engineer Laboratory
Campus do Pici S/N
Block 723
Fortaleza, Ceará
www.lesc.ufc.br

Title

X10Giga Project

Contents
CN BACKPLANE

Observation

Scale
Size
A3

Rev
A4

Rev
A3

Rev
A4

Rev
A4

Rev
A4


Rev
A5

Rev
A5

Rev
A5

Rev
A6

Rev
A7



В

Α

Block 723
Fortaleza, Ceará
www.lesc.ufc.br

Title

X10Giga Project

Contents
PHY1_POWER

Observation


Scale
A3

Monday, June 09, 2008

Engineer
<Engineer>
Designer
<Designer
<Designer>
Sheet
23 of 30

PD1461

D




DATACOM


Monday, June 09, 2008

Observation

Engineer <Engineer> Designer <Designer>

24





DATACOM

Monday, June 09, 2008

Observation


Engineer <Engineer>


Designer <Designer>


PD1461


26 of 30


400.0263.00













ESC	LESC - Computer Systems Engineer Laboratory Campus do Pici S/N Block 723 Fortaleza, Ceará www.lesc.ufc.br		Project P.N. PD1461 PCB P.N. 400.0263.00			
			Status	Status		
	Contents Ethernet Debug					
DATACOM	Observation So		Scale	Size A3	Rev A	
Monday, June 09, 2008	Engineer <engineer></engineer>	Designer <designer></designer>	Sheet 29	of 30		

A B C D E

Testadores 0402





ESC	Campus do Pici S/N	Block 723 Fortaleza, Ceará		Project P.N. PD1461 PCB P.N. <doc></doc>		
	Title X10Giga Project Contents Componentes Auxiliares					
DATACOM	Observation Sc		Scale	Size A3	Rev A	
Monday, June 09, 2008	Engineer <engineer></engineer>	Designer <designer></designer>	Sheet	30 of 30		