
## FPGA Lab-06

Keyboard(2)

#### Content

Ouse the keyboard as the input tool to display the keyed-in numbers in order on the six-digit, seven-segment display (the old data is shifted to the left when new data is entered).

## System Module



### **Verilog Codes**

```
freq_div.v
                 COPY FROM PREVIOUS LAB
count6.v
                 COPY FROM PREVIOUS LAB
key_decode.v
                 COPY FROM PREVIOUS LAB
debounce_ctl.v
key_buf6.v
key_code_mux.v
key_seg7_6dig.v
bcd_seg7.v
                  COPY FROM PREVIOUS LAB
key_seg7_6dig_top.v
```

### **Anti-Bounce Circuitry**


OPrevents multiple inputs while manually pressing the keyboard at once.

#### debounce\_ctl.v

```
module debounce_ctl (clk, rst, press, press_valid);
                 press, clk, rst;
   input
   output
            press valid;
           [5:0] gg;
   reg
   //(The number of bits depends on the number of enabling counts, since the seven-
    segment display needs to use the count6 in order t [543_210]
                                                             gg=000 000
    directly set the 6bit.)
                                                             press=1(按下)
o assign press_valid = ~(gg[5] || (~press));
                                                             gg=000_001 \text{ press\_valid}=\sim (0||\sim(1))=1
   always@(posedge clk or posedge rst)
                                                             gg=000 \ 011 \ press \ valid=\sim(0||\sim(1))=1
                                                             gg=000_111 press_valid=\sim (0||\sim(1))=1
   begin
                                                             gg=001_{111} press_valid=~(0||~(1))=1
                                                             gg=011 \ 111 \ press \ valid=\sim(0||\sim(1))=1
   if(rst)
                                                             gg=111 \ 111 \ press \ valid=~(1||~(1))=0
      gg <= 6'b0;
   else
                                                             press=0(放開)
                                                             gg=111_{110} press_valid=~(1||~(0))=0
      gg \le \{gg[4:0], press\};
                                                             gg=111 100 press valid=~(1||~(0))=0
                                                             gg=111\ 000\ press\ valid=~(1||~(0))=0
   end
                                                             gg=110\ 000\ press\ valid=~(1||~(0))=0
   endmodule
                                                             gg=100\ 000\ press\ valid=~(1||~(0))=0
                                                             gg=000\ 000\ press\ valid=\sim(011\sim(0))=0
```

### Six Numeric Keyboard Buffers

- Stores the six digits typed by the keyboard.
- Whenever clk is triggered, if press\_vaild is 1, it means there is a number typed on the keyboard (scan\_code[3:0]). then scan\_code will be saved in display\_code[23:0] (value will shift left to be save).
- If press\_valid is 0 when clk is triggered at the positive edge, it means there is no number keyed into the display\_code, the content of display\_code remains unchanged.display\_code.
- can save up to six numbers, and when it is full, the old data will continue to move left and disappear.



#### VerilogCode -key\_buf6.v

module key\_buf6(clk, rst, press\_valid, scan\_code, display\_code); input clk, rst, press\_valid; input[3:0] scan\_code; output[23:0]display\_code; o reg[23:0]display\_code; always@(posedge clk or posedge rst) begin if(rst) display\_code= 24'hffffff;// initial value else display\_code= press\_valid?//{Left\_shift\_value} :Previous\_ value; end endmodule

### Number selection multiplexer

- According to the input control signal sel[2:0], the BCD code of a number in display\_code[23:0] is selected and generated in key\_code[3:0]
- sel generation order: 000, 001, 010, 011, 100, 101, 000, ...
- When sel= 000 , choose display\_code[23:20]
- When sel= 001 · choose display\_code[19:16]
- When sel= 010 , choose display\_code[15:12]
- When sel= 011 , choose display\_code[11:8]
- When sel= 100, 選display\_code[7:4]
- When sel= 101, 選display\_code[3:0]
- Scanning sequence with 7-segment display



### key\_code\_mux.v

```
module key_code_mux(display_code, sel, key_code);
input[23:0] display_code;
input[2:0]sel;
output[3:0] key_code;
assign key_code= (sel== 3'b101) ? display_code[3:0] :
     (sel== your code) ? display_code[your code] :
                                                    4'b1111;
endmodule
```

# **Code Integration**

- ○key\_seg7\_6dig.v
- okey\_seg7\_6dig\_top.v

### key\_seg7\_6dig.v

- module key\_seg7\_6dig(clk\_sel, rst, column, sel, key\_code);
- input clk\_sel, rst;
- o input[2:0]column;
- output[2:0]sel;
- output[3:0]key\_code;
- wire press, press\_valid;

- wire[3:0] scan\_code, key\_code;
- owire[23:0]display\_code;
- count6(your code);
- key\_decode(your code);
- O debounce\_ctl(your code);
- o key\_buf6( your code);
- okey\_code\_mux(your code);
- endmodule

## key\_seg7\_6dig\_top.v

```
module key_seg7_6dig_top (clk, rst, column, sel, seg7);
input clk, rst; //pin W16,C16
  input[2:0]column;
                             // pin AA13, AB12, Y16
  output[2:0]sel;
                             // pin AB10, AB11, AA12
output[6:0]seg7;
                             // pin AB7,AA7,AB6,AB5,AA9,Y9,AB8
wire clk sel;
wire[3:0] key_code;
freq_div#(13) (your code);
 key_seg7_6dig( your code);
o bcd_to_seg7(your code);
  endmodule
```