



# FPGA Lab-06

---

Keyboard(2)




# Content

---

- Use the keyboard as the input tool to display the keyed-in numbers in order on the six-digit, seven-segment display (the old data is shifted to the left when new data is entered).

# System Module



# Verilog Codes

---

- `freq_div.v` COPY FROM PREVIOUS LAB
- `count6.v` COPY FROM PREVIOUS LAB
- `key_decode.v` COPY FROM PREVIOUS LAB
- `debounce_ctl.v`
- `key_buf6.v`
- `key_code_mux.v`
- `key_seg7_6dig.v`
- `bcd_seg7.v` COPY FROM PREVIOUS LAB
- `key_seg7_6dig_top.v`



# Anti-Bounce Circuitry

---

- Prevents multiple inputs while manually pressing the keyboard at once.

# debounce\_ctl.v

- module debounce\_ctl (clk, rst, press, press\_valid);
- input           press, clk, rst;
- output          press\_valid;
- reg   [5:0] gg;

//(The number of bits depends on the number of enabling counts, since the seven-segment display needs to use the count6 in order to directly set the 6bit.)

- assign press\_valid = ~(gg[5] || (~press));
- always@(posedge clk or posedge rst)
- begin
- if(rst)
- gg <= 6'b0;
- else
- gg <= {gg[4:0], press};
- end
- endmodule

gg=000\_000

press=1(按下)

gg=000\_001 press\_valid=~(0||~(1))=1

gg=000\_011 press\_valid=~(0||~(1))=1

gg=000\_111 press\_valid=~(0||~(1))=1

gg=001\_111 press\_valid=~(0||~(1))=1

gg=011\_111 press\_valid=~(0||~(1))=1

gg=111\_111 press\_valid=~(1||~(1))=0

.

.

press=0(放開)

gg=111\_110 press\_valid=~(1||~(0))=0

gg=111\_100 press\_valid=~(1||~(0))=0

gg=111\_000 press\_valid=~(1||~(0))=0


gg=110\_000 press\_valid=~(1||~(0))=0

gg=100\_000 press\_valid=~(1||~(0))=0

gg=000\_000 press\_valid=~(0||~(0))=0

# Six Numeric Keyboard Buffers

- Stores the six digits typed by the keyboard.
- Whenever clk is triggered, if press\_valid is 1, it means there is a number typed on the keyboard (scan\_code[3:0]). then scan\_code will be saved in display\_code[23:0] (value will shift left to be save).
- If press\_valid is 0 when clk is triggered at the positive edge, it means there is no number keyed into the display\_code, the content of display\_code remains unchanged.
- can save up to six numbers, and when it is full, the old data will continue to move left and disappear.



# VerilogCode -key\_buf6.v


---

- module key\_buf6(clk, rst, press\_valid, scan\_code, display\_code);
- input clk, rst, press\_valid;
- input[3:0] scan\_code;
- output[23:0]display\_code;
- reg[23:0]display\_code;
- always@(posedge clk or posedge rst) begin
- if(rst)
- display\_code= 24'hffffff;// initial value
- else
- display\_code= press\_valid?/{Left\_shift\_value} :Previous\_value;
- end
- endmodule



# Number selection multiplexer

- According to the input control signal  $\text{sel}[2:0]$ , the BCD code of a number in  $\text{display\_code}[23:0]$  is selected and generated in  $\text{key\_code}[3:0]$
- sel generation order: 000, 001, 010, 011, 100, 101, 000, ...
- When  $\text{sel} = 000$  , choose  $\text{display\_code}[23:20]$
- When  $\text{sel} = 001$  , choose  $\text{display\_code}[19:16]$
- When  $\text{sel} = 010$  , choose  $\text{display\_code}[15:12]$
- When  $\text{sel} = 011$  , choose  $\text{display\_code}[11:8]$
- When  $\text{sel} = 100$  , 選  $\text{display\_code}[7:4]$
- When  $\text{sel} = 101$  , 選  $\text{display\_code}[3:0]$
- Scanning sequence with 7-segment display







# Code Integration


---

- key\_seg7\_6dig.v
- key\_seg7\_6dig\_top.v

# key\_seg7\_6dig.v

---

- module key\_seg7\_6dig(clk\_sel, rst, column, sel, key\_code);
- input clk\_sel, rst;
- input[2:0]column;
- output[2:0]sel;
- output[3:0]key\_code;
- wire press, press\_valid;

- 
- 
- `wire[3:0] scan_code, key_code;`
  - `wire[23:0]display_code;`
  - `count6(your code);`
  - `key_decode(your code);`
  - `debounce_ctl(your code);`
  - `key_buf6( your code);`
  - `key_code_mux(your code);`
  - `endmodule`

# key\_seg7\_6dig\_top.v

---

- module key\_seg7\_6dig\_top (clk, rst, column, sel, seg7);
- input clk, rst;                   //pin W16,C16
- input[2:0]column;                   // pin AA13, AB12, Y16
- output[2:0]sel;                   // pin AB10, AB11, AA12
- output[6:0]seg7;                   // pin AB7,AA7,AB6,AB5,AA9,Y9,AB8
- wire clk\_sel;
- wire[3:0] key\_code;
- freq\_div#(13) (your code);
- key\_seg7\_6dig( your code);
- bcd\_to\_seg7(your code);
- endmodule