
FPGA Lab-03


Application of seven-segment displays(2)--- Display a 24 hours clock

Lab

- ○Lab 1 : Design a counter from 00 to 59 °
- Lab 2 : Design a counter from 00-23 BCD Counter •
- Lab 3 : Design a 24 hours timer on display •




Architecture model for clock



Architecture model for clock_top

alask tan



Verilog Code -count_00_59_bcd.v

```
module count_00_59_bcd(clk, reset, enable,
  count1, count0, carry);
input clk, reset, enable;
output [3:0] count1, count0;
reg[3:0] count1, count0;
output carry;
\bigcirc wire carry = (count1 == 4'b0101 && count0 ==
  4'b1001)?1:0;
always@ (posedge clk or posedge reset)begin
o if(reset) begin
\bigcirc count1 = 4'b0000; // 00
\bigcirc count0 = 4'b0000;
end
```

```
else if(enable == 1'b1) begin
if (count1 == 4'b0101 && count0 == 4'b1001) begin// 59
count1 = 4'b0000; // 00
count0 = 4'b0000;
end
else if(count0 == 4'b1001) begin
count0 = 4'b0000;
count1 = count1+ 1'b1;
end
else
count0 = count0+ 1'b1;
end
end
end
end
```

Verilog Code -count_00_23_bcd.v

```
module count_00_23_bcd(clk, reset, enable,
    count1, count0, carry);
input clk, reset, enable;
output[3:0] count1, count0;
reg[3:0] count1, count0;
output carry;
    ~~~~your code~~~~~~
always@ (posedge clk or posedge reset)begin
if(reset) begin
    ~~~~your code~~~~~~
end
```

else if(enable == 1'b1) begin
if (~~~~your code~~~~~) begin// 23
 ~~~~your code~~~~~
end
else if(~~~~your code~~~~~) begin
 ~~~~your code~~~~~
end
else
 ~~~~your code~~~~~
end
else
 ~~~~your code~~~~~
end
else
end
end
end
end
end
end

Verilog Code -clock.v

```
    module clock(clk, reset, enable, count5, count4,

  count3, count2, count1, count0, carry);
input clk, reset, enable;
output[3:0]count5, count4, count3, count2, count1,
  count0;
output carry;
wire[3:0]count5, count4, count3, count2, count1,
  count0;
wire carry, carry3, carry2, carry1, carry0;
o assign carry = ~~your code~~~;
○ assign carry3 = ~~your code~~~;
count_00_23_bcd(clk, reset, ~~your code~~~);
count_00_59_bcd(clk, reset, ~~your code~~~);
count_00_59_bcd(clk, reset, ~~your code~~~);
  endmodule
```

Verilog Code -clock_top.v

Main module

```
module clock_top(clk, reset, enable, seg7 sel, seg7 out,
  dpt, carry, led com);
input clk, reset, enable;
output[2:0]seq7 sel;
output[6:0] seg7_out;
output dpt, carry, led_com;
o wire clk count, clk sel;
wire[3:0] count out, count5, count4, count3, count2,
  count1, count0;
o assign led com= 1'b1;
o assign count_out= (seg7_sel == 3'b101 )? count0 :
  (seq7 sel == 3'b100')? count1:
(seg7_sel == 3'b011 )? count2 :
\bigcirc (seq7 sel == 3'b010)? count3:
(seg7_sel == 3'b001)? count4: count5;
```

```
\bigcirc assign dpt= (seg7_sel == 3'b101 )? 1'b1 :
  (seg7\_sel == 3'b100)? 1'b0:
\bigcirc (seg7_sel == 3'b011 )? 1'b1 :
\bigcirc (seg7_sel == 3'b010 )? 1'b0 :
\bigcirc (seq7 sel == 3'b001)? 1'b1:1'b0;
o freq_div#(21)(your code);
o freq_div#(15)(your code);
○ clock(~~your code~~~);
o bcd_to_seg7(~~your code~~~);
o seg7_select#(?) (~~your code~~~);
  endmodule
```

Extra Question

Create a 24-hour clock with accurate reading time.
(Use the 10MHz clock for the

seconds)