






POWER

































A

B

C

D




A


B


C

D

Project: GateMate CCGM1A1 (BGA324) Evaluation Board				Revision: 3.1B		Cologne Chip AG Eintrachtstr. 113 50668 Cologne Germany	
Title: Clock (FPGA)							
Size: A4	Author: CCAG	Date: 26.07.2024	Sheet 18 of 21				
File: FPGA_Clock.SchDoc							







External Supply Specification:
min 4.0 V DC
max 6.0 V DC
min 3 W (without user application)

Core Voltage Level Adjustment
open: 0.90 V (low power mode)
1 - 2: 1.00 V (economy mode)
2 - 3: 1.10 V (speed mode)
default: 1.00 V

Core Voltage Fine Tuning
open: -50 mV (min)
1 - 2: 0 mV (typ)
2 - 3: +50 mV (max)
default: 0 mV

Core Voltage
range: 0.85V-1.15V

2.5V GPIO Voltage
for I/O Banks WA, WC, NA, NB, EA,
EB, SA, SB

1.2V GPIO Voltage
for I/O Banks WC, NA, EA, EB

