


Design 3×8 by using 2×4 Decoder

x	y	z	
0	0	0	$\rightarrow D_0$
0	0	1	$\rightarrow D_1$
0	1	0	$\rightarrow D_2$
0	1	1	$\rightarrow D_3$
1	0	0	$\rightarrow D_4$
1	0	1	$\rightarrow D_5$
1	1	0	$\rightarrow D_6$
1	1	1	$\rightarrow D_7$



30/08/16

Encoder - 2^n Input & n Output

Decoder - n -Input & 2^n Output

Encoders - An Encoder is a digital circuit that performs the inverse operation of a

Decoder.

TRUTH-TABLE


D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$x = D_4 + D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$

logic Diagram for Encoders -



Priority Encoder - A Priority Encoder is an encoder circuit that includes the priority function. The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time. The input having the highest priority will take precedence.


$D_0 \rightarrow$ Lowest

$D_3 \rightarrow$ Highest

$D_0 D_1 D_2 D_3$
Low \longrightarrow High Priority


Input				Output		
D_0	D_1	D_2	D_3	A	B	V
0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

K-Map for A -




$$A = D_2 + D_3$$

K-MAP for B -



$$B = D_0 + D_1 + D_3$$

K-MAP for V-



31/08/16

Q. Design 4-bit priority Encoder. $D_0 \rightarrow \text{high}$
 $D_3 \rightarrow \text{low}$

Soln

D_3	D_2	D_1	D_0	x	y	V
0	0	0	0	x	x	0
1	0	0	0	1	1	1
x	1	0	0	1	0	1
x	x	1	0	0	1	1
x	x	x	1	0	0	1

K-MAP for x-

$D_0 P_1$	$\overline{D_0 D_1}$	$\overline{D_0 D_1}$	$D_0 D_1$	$D_0 \overline{D_1}$
$\overline{D_2 D_3}$	X			
$\overline{D_2} D_3$	1			
$D_2 D_3$	1			
$D_2 \overline{D_3}$	1			

$$X = \overline{D_0} \overline{D_1}$$

K-MAP for Y -

$D_0 P_1$	$\overline{D_0 D_1}$	$\overline{D_0 D_1}$	$D_0 D_1$	$D_0 D_1$	$D_0 \overline{D_1}$
$\overline{D_2 D_3}$	X				1
$\overline{D_2} D_3$	1				1
$D_2 D_3$					
$D_2 \overline{D_3}$	1				1

$$Y = D_0 \overline{D_1} + \overline{D_1} \overline{D_3}$$


K-MAP for V -

$D_0 P_1$	$\overline{D_0 D_1}$	$\overline{D_0 D_1}$	$D_0 D_1$	$D_0 D_1$	$D_0 \overline{D_1}$
$\overline{D_2 D_3}$	1	1	1	1	
$\overline{D_2} D_3$	1	1	1	1	
$D_2 D_3$	1	1	1	1	
$D_2 \overline{D_3}$	1	1	1	1	


$$V = D_0 + D_1 \cdot \cancel{D_2} + D_3 + D_2$$

Q. Construct 5×32 decoder with enable
and 4 3×8 and one 2×4 Decoder

Sol:-



Construct 5×32 decoder with enable
and 4×16 (two).



v	w	x	y	z			
0	0	0	0	0	→ 0		
0	0	0	0	1	→ 1		
:	:	:	:	:			
0	0	1	1	1	→ 7	1	1 0 0 0
						1	1 0 0 1
						.	.
0	1	0	1	0		1	1 1 1
0	1	0	1	1		.	.
0	1	1	1	1			
1	0	0	1	1			
1	0	0	1	0			
1	0	0	1	1			

05-09-16


MUX - A Multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. There are 2^n input lines and n -selection lines.


$2^n \times 1$

$n \rightarrow$ Selection lines ✓

$2^n \rightarrow$ Input lines


1 → Output lines






Inputs (I)	Selection (S ₁ , S ₀)	O/P
I ₀	0 0	I ₀
I ₁	0 1	I ₁
I ₂	1 0	I ₂
I ₃	1 1	I ₃

$$Y = I_0 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_1 S_0 + I_2 S_1 \bar{S}_0 + I_3 S_1 S_0$$



Q. Design 16x1 mux using 4 inputs




S ₁	S ₀	Y
0	0	D ₀ D ₄ D ₈ D ₁₂
0	1	D ₁ D ₅ D ₉ D ₁₃
1	0	D ₂ D ₆ D ₁₀ D ₁₄
1	1	- - - -

Q. Design $F(A, B, C) = \sum(1, 2, 3, 4, 7)$ using 8×1 .

* change last digit in decimal in absence of inputs and count the bits. The no of bits are inputs.

4 2 1
A B C

$I_0 = 0 0 0$ /
 $I_1 = 0 0 1$ /
 $I_2 = 0 1 0$ /
 $I_3 = 0 1 1$ /
 $I_4 = 1 0 0$ /
 $I_5 = 1 0 1$ /



$$\begin{aligned}
 F &= 1 \cdot \bar{A}\bar{B}C + 1 \cdot \bar{A} \cdot B \cdot \bar{C} + 1 \cdot \bar{A} \cdot B \cdot C + 1 \cdot A \bar{B} \bar{C} + 1 \cdot AB \\
 &= \underset{1}{\bar{A}\bar{B}C} + \underset{2}{\bar{A}B\bar{C}} + \underset{3}{\bar{A}BC} + \underset{4}{A\bar{B}\bar{C}} + \underset{7}{AB\bar{C}}
 \end{aligned}$$

Q. Design $F(A, B, C) = \sum(1, 2, 3, 4, 7)$ using two $2^2 \times 1$ MUX.

A
B
C

as input $2^0 = 1$ parallel digits use
as input $2^1 = 2$ parallel digits use
as input $2^2 = 4$ parallel digits use

Implementation Table for A, B, C -

For C -

	I_0	I_1	I_2	I_3
\bar{C}	0	2	4	6
C	1	3	5	7

	I_0	I_1	I_2	I_3
\bar{B}	0	1	4	5
B	2	3	6	7


	I_0	I_1	I_2	I_3
\bar{C}	1	\bar{C}	C	C
C	0	1	\bar{C}	C

For A -



	I_0	I_1	I_2	I_3
A	0	1	2	3
\bar{A}	4	5	6	7

	I_0	I_1	I_2	I_3
\bar{B}	0	\bar{B}	0	1
B	2	3	\bar{B}	B

For C -



For B -



$$C - F = \bar{A}\bar{B}C + \bar{A}B \cdot 1 + A\bar{B}C + ABC$$


$$B - F = \bar{A}\bar{C}B + \bar{B}C \cdot 1 + A\bar{C}B + ACB$$

$$A - F = \bar{B}\bar{C}A + \bar{B}CA + B\bar{C}A + B \cdot C \cdot 1$$

06/09/16

$$F(A, B, C, D) = \sum(1, 2, 5, 7, 8, 10, 11, 13, 15)$$

Design with 16×1 MUX.



$\begin{smallmatrix} 1 \\ 2 \\ 0 \end{smallmatrix}$


CD - As an input

$2^0 = 1$ parallel digits

$\begin{smallmatrix} 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \end{smallmatrix}$

Implementation Table for CD -

	I_0	I_1	I_2	I_3
$D, \bar{C}D$	0	4	8	12
$0^r \bar{C}D$	1	5	9	13
$1^r C D$	2	6	10	14
$1^l C D$	3	7	11	15
	$\bar{C}D + C\bar{D}$	D	$\bar{C}D + \bar{C}D + CD$	D
	$C \oplus D$		$\bar{D} + C$	




$$Q. \quad F(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$$


CD - as input

$2^0 = 1$ parallel line

	I_0	I_1	I_2	I_3
$\bar{C}D$	0	4	8	12
$\bar{C}D$	1	5	9	13
$\bar{C}D$	2	6	10	14
CD	3	7	11	15
	0	$\bar{C}D$	CD	1




Q11




Design again with AB as a input

$2^2 = 4$. parallel digits can be used in the implementation table at the same time.



	I ₀	I ₁	I ₂	I ₃
$\bar{A}\bar{B}$	0	1	2	3
$\bar{A}B$	4	5	6	7
$A\bar{B}$	8	9	10	11
AB	12	13	14	15
	B	$A \oplus B$	AB	$\bar{B} + A$




Q. Design 32×1 MUX using four 4×1 MUX




07/09/16




Demux - Demux - output - Selection lines
enable - input



Sequential Circuits -



Flip-flop - Flip flop is a memory element used for storing single bit either 0 or 1. Flip-flop is a bistable device.



There are following types of flip-flops -

1. Set Reset (SR)
2. D
3. JK
4. T
5. Master Slave

* If we give input - 1 and 0 then one will operate first.


1. SET RESET (SR) -

Truth-Table for SR-

S	R	Present State	Next State
		Q_m	Q_{m+1}
0	0	0	—
1	0	0	1
0	1	1	—
1	1	1	0

0	0	0	Next state: will always one in case of 1, 0
1	0	0	forbidde a value on lifting

$0 \rightarrow 1 \rightarrow 1 \rightarrow 0 \rightarrow 0 \rightarrow 0$ Forbide condition




$1 \rightarrow 0 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0$

★ If we consider 0 or 1 as a previous state then next state will be 0 or 1.

08/09/16


Flip-flop with clock -



Truth Table -


CLK (high) ↑	S	R	Q_n	Q_{n+1}
	0	0	1	1
↑	0	1	1	1
↑	1	0	1	0
↑	1	1	0	?

D-Flip Flop -- (Delay) - It is used for transfer the data from one to another. It can be used for one clock delay.



Input	P.S	N.S
D	Q_n	Q_{n+1}
1	1	1
0	1	0
1	0	1
0	1	0

J. K Flip-flop - JK flip flop has two inputs and performs all three actions.



Toggling - output changes in same clock pulse.

Truth-Table for JK -

CLK	I/P		Q _n	Q _{n+1}	N.S.
	J	K			
↑	0	1	1	0	
↑	1	0	0	1	
↑	1	0	1	1	
↑	0	0	1	1	
↑	1	1	1	1 → 0 → 1 → 0	

12/09/16

Excitation Table -

P.S	N.S	F/F	S	R	J	K	D	T
Q _n	Q _{n+1}							
0 → 0	0		0	x	0	x	0	0
0 → 1	1		1	0	1	x	1	1
1 → 0	0		0	1	x	1	0	1
1 → 1	x		x	0	x	0	1	0

Registers - Registers
flops. are the group of flip-

counter - A Register that goes through a prescribed sequence of states upon the application of input pulses is called a counter

B) unused state goes to the initial sta's

Design a counter with mod 7 by D-FU₁₁. w.p.


Initial - $S_5 \rightarrow S_4 \rightarrow S_3 \rightarrow S_2 \rightarrow S_1 \rightarrow S_0$ final state
state

Q_2	Q_1	Q_0	D_0	D_1	D_2
0	0	0	1	1	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	1	1	0	1
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	1	0	1
1	1	1	1	0	1

$S_5 - S_4$


	P.S	N.S	D_0
Q_0	1 \rightarrow 0	0	
Q_1	0 \rightarrow 0	0	
	1 \rightarrow 1	1	
	0 \rightarrow 1	1	

K-MAP for D_0 -




$$D_0 = \bar{Q}_2 \bar{Q}_1 + \bar{Q}_2 Q_0 + Q_2 \bar{Q}_1$$

K-MAP for D_1 -





$$D_1 = \bar{Q}_1 \bar{Q}_0$$

K-MAP for D_2 -



$$D_2 = Q_0 + Q_2 \bar{Q}_1$$



14/09/16

8. Design counter with mod 6.

Q_2	Q_1	Q_0	J_0	K_0	J_1	K_1	J_2	K_2
0	0	0	0	1	0	x	0	x
0	0	1	0	1	x	1	0	x
0	1	0	1	2	1	0	0	x
0	1	1	1	3	x	1	1	x
1	0	0	1	4	1	0	x	0
1	0	1	1	5	x	0	x	1
1	1	0	1	6	0	x	x	1
1	1	1	1	7	x	1	x	1

K-MAP for $-J_0$

$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 Q_0$	$Q_1 \bar{Q}_0$
\bar{Q}_2	1	x	x	1
Q_2	1	x	x	0

$$J_0 = \bar{Q}_2 + \bar{Q}_1$$

K-MAP for J_1

$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 Q_0$	$Q_1 \bar{Q}_0$
\bar{Q}_2	1	x	x	
Q_2		x	x	x

$$J_1 = \bar{Q}_2 Q_0$$

K-MAP for $-K_0$

$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 Q_0$	$Q_1 \bar{Q}_0$
\bar{Q}_2	x	1	1	x
Q_2	x	1	1	x

$$K_0 = 1$$

K-MAP for K_1

$\bar{Q}_1 Q_0$	$Q_1 \bar{Q}_0$	$\bar{Q}_1 Q_0$	$Q_1 Q_0$	$Q_1 \bar{Q}_0$
\bar{Q}_2	x	x	1	
Q_2	x	x	1	1

$$K_1 = Q_0 + Q_2$$

K-MAP for J_2 -


		$\bar{Q}_1\bar{Q}_0$	\bar{Q}_1Q_0	$Q_1\bar{Q}_0$	Q_1Q_0
		\bar{Q}_2	Q_2	\bar{Q}_2	Q_2
\bar{Q}_2	$\bar{Q}_1\bar{Q}_0$	X		1	
Q_2	\bar{Q}_1Q_0	X	X		X

$$J_2 = Q_1 \bar{Q}_0$$

K-MAP for K_2 -

		$\bar{Q}_1\bar{Q}_0$	\bar{Q}_1Q_0	$Q_1\bar{Q}_0$	Q_1Q_0
		\bar{Q}_2	Q_2	\bar{Q}_2	Q_2
\bar{Q}_2	$\bar{Q}_1\bar{Q}_0$	X	X	X	X
Q_2	\bar{Q}_1Q_0	0	1	1	1

$$K_2 = Q_0 + Q_1$$



Design the same with D-Flip-Flop -

Q_2	Q_1	Q_0	D_0	D_1	D_2
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	1	1	0
0	1	1	0	0	1
1	0	0	1	0	1
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	0	0	0

K-MAP for D_0 -

		$\bar{Q}_1\bar{Q}_0$	\bar{Q}_1Q_0	$Q_1\bar{Q}_0$	Q_1Q_0
		\bar{Q}_2	1		
\bar{Q}_2	1				
Q_2					

$$D_0 = \bar{Q}_1\bar{Q}_0 + \bar{Q}_2\bar{Q}_0$$

K-MAP for D_1

		$\bar{Q}_1\bar{Q}_0$	\bar{Q}_1Q_0	$Q_1\bar{Q}_0$	Q_1Q_0
		\bar{Q}_2	1	1	1
\bar{Q}_2					
Q_2					

$$\begin{aligned} D_1 &= \bar{Q}_2\bar{Q}_1\bar{Q}_0 + \bar{Q}_2Q_1\bar{Q}_0 \\ &= \bar{Q}_2(\bar{Q}_1\bar{Q}_0 + Q_1\bar{Q}_0) \\ &= \bar{Q}_2(Q_1 \oplus \bar{Q}_0) \end{aligned}$$

K-MAP for D_3 -

		$\bar{Q}_1\bar{Q}_0$	\bar{Q}_1Q_0	$Q_1\bar{Q}_0$	Q_1Q_0
		\bar{Q}_2		1	
\bar{Q}_2	1				
Q_2					

$$D_2 = \bar{Q}_2Q_1\bar{Q}_0 + Q_2\bar{Q}_1\bar{Q}_0$$

