

# Chapter 4

# **Combinational Logic**

4-1



#### **Outline**

- Combinational Circuits
- Analysis and Design Procedures
- Binary Adders
- Other Arithmetic Circuits
- Decoders and Encoders
- Multiplexers



#### Combinational v.s Sequential Circuits

- Logic circuits may be combinational or sequential
- Combinational circuits:
  - Consist of *logic gates* only
  - Outputs are determined from the present values of inputs
  - Operations can be specified by a set of Boolean functions
- Sequential circuits:
  - Consist of *logic gates* and *storage elements*
  - Outputs are a function of the inputs and the state of the storage elements
    - Depend not only on present inputs, but also on past values
  - Circuit behavior must be specified by a time sequence of inputs and internal states

4 2



# Combinational Circuit (1/2)

- A combinational circuit consists of
  - Input variables
  - Logic gates
  - Output variables




Fig. 4-1 Block Diagram of Combinational Circuit



# Combinational Circuit (2/2)

- Each input and output variable is a binary signal
  - Represent logic 1 and logic 0
- There are 2<sup>n</sup> possible binary input combinations for n input variable
- Only one possible output value for each possible input combination
- Can be specified with a truth table
- Can also be described by m Boolean functions, one for each output variable
  - Each output function is expressed in terms of *n* input variables

4 5



#### **Outline**

- Combinational Circuits
- Analysis and Design Procedures
- Binary Adders
- Other Arithmetic Circuits
- Decoders and Encoders
- Multiplexers



# **Analysis Procedure**

- Analysis: determine the function that the circuit implements
  - Often start with a given logic diagram
- The analysis can be performed by
  - Manually finding Boolean functions
  - Manually finding truth table
  - Using a computer simulation program
- First step: make sure that circuit is combinational
  - Without feedback paths or memory elements
- Second step: obtain the output Boolean functions or the truth table


47



# Output Boolean Functions (1/3)

#### Step 1:

- Label all gate outputs that are a function of input variables
- Determine Boolean functions for each gate output



$$F_2 = AB + AC + BC$$

$$T_1 = A + B + C$$


$$T_2 = ABC$$



# Output Boolean Functions (2/3)

#### Step 2:

- Label the gates that are a function of input variables and previously labeled gates
- Find the Boolean function for these gates





# Output Boolean Functions (3/3)

#### Step 3:

- Obtain the output Boolean function in term of input variables
  - By repeated substitution of previously defined functions

$$F_{1} = T_{3} + T_{2} = F'_{2} T_{1} + ABC$$

$$= (AB + AC + BC)' (A + B + C) + ABC$$

$$= (A' + B')(A' + C')(B' + C') (A + B + C) + ABC$$

$$= (A' + B'C')(AB' + AC' + BC' + B'C) + ABC$$

$$= A'BC' + A'B'C + AB'C' + ABC$$



#### Truth Table

- To obtain the truth table from the logic diagram:
  - 1. Determine the number of input variables For n inputs:
    - 2<sup>n</sup> possible combinations
    - List the binary numbers from 0 to  $2^{n-1}$  in a table
  - 2. Label the outputs of selected gates
  - 3. Obtain the truth table for the outputs of those gates that are a function of the input variables only
  - 4. Obtain the truth table for those gates that are a function of previously defined variables at step 3
    - Repeatedly until all outputs are determined

4-11



# Truth Table for Fig. 4-2

Α	В	С	F <sub>2</sub>	F' <sub>2</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	F <sub>1</sub>
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1 1 0	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	
1	0	1	1	0	1	0	0	0
1	1	0	1		1	0	0	0
1	1	1	1	0	1	1	0	1



# Design Procedure

- Design procedure:
  - Input: the specification of the problem
  - Output: the logic circuit diagram (or Boolean functions)
- Step 1: determine the required number of inputs and outputs from the specification
- Step 2: derive the truth table that defines the required relationship between inputs and outputs
- Step 3: obtain the simplified Boolean function for each output as a function of the input variables
- Step 4: draw the logic diagram and verify the correctness of the design

4-13



# Code Conversion Example


- Convert from BCD code to Excess-3 code
- The 6 input combinations not listed are don't cares
- These values have no meaning in BCD
- We can arbitrary assign them to 1 or 0


	Input	BCD	Out	Output Excess-3 Code				
Α	В	С	D	W	Х	у	Z	
0	0	0	0	0	0	1	1	
0	0	0	1	0	1	0	0	
0	0	1	0	0	1	0	1	
0	0	1	1	0	1	1	0	
0	1	0	0	0	1	1	1	
0	1	0	1	1	0	0	0	
0	1	1	0	1	0	0	1	
0	1	1	1	1	0	1	0	
1	0	0	0	1	0	1	1	
1	0	0	1	1	1	0	0	



# Maps for Code Converter (1/2)

■ The six don't care minterms (10~15) are marked with X







4-15



# Maps for Code Converter (2/2)








# Logic Diagram for the Converter

- There are various possibilities for a logic diagram that implements a circuit
- A two-level logic diagram may be obtained directly from the Boolean expressions derived by the maps
- The expressions may be manipulated algebraically to use common gates for two or more outputs
  - Reduce the number of gates used

```
z = D'
y = CD + C' D' = CD + (C + D) '
x = B'C + B'D + BC' D' = B' (C + D) + BC' D'
= B' (C + D) + B(C + D) '
w = A + BC + BD = A + B(C + D)
```





#### **Outline**

- Combinational Circuits
- Analysis and Design Procedures
- Binary Adders
- Other Arithmetic Circuits
- Decoders and Encoders
- Multiplexers

4-19



#### Adder

- The most basic arithmetic operation is the addition of two binary digits
  - When both augend and addend bits are equal to 1, the binary sum consists of two digits (1 + 1 = 10)
  - The higher significant bit of this result is called a carry
- A combination circuit that performs the addition of two bits is *half adder*
- A adder performs the addition of 2 significant bits and a previous carry is called a *full adder*



# Half Adder

- Half adder
  - Inputs: x and y
  - Outputs: S (for sum) and C (for carry)

Х	у	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0


$$S = x 'y + xy '$$

$$C = xy$$


4-21




# Implementation of a Half Adder




(a) 
$$S = xy' + x'y$$
  
 $C = xy$ 



(b)  $S = x \oplus y$ C = xy









# Implementation of a Full Adder

 A full adder can be implemented with two half adders and an OR gate




$$S = z \oplus (x \oplus y)$$
= z'(xy' + x'y) + z(xy' + x'y)'
= z'(xy' + x'y) + z(xy + x'y')
= xy'z' + x'yz' + xyz + x'y'z





# Binary Adder

- A binary adder produces the arithmetic sum of two binary numbers
- Can be constructed with full adders connected in cascade
  - The output carry from each full adder is connected to input carry of the next full adder in the chain
  - n-bit binary ripple carry adder is connected by n FAs





# 4-bit Adder Example

■ Consider two binary number A = 1011 and B = 0011

Subscript i :	3	2	1	0	
Input carry	0	1	1	0	$C_{i}$
Augend	1	0	1	1	$\mathbf{A}_{i}$
Addend	0	0	1	1	$B_{i}$
Sum	1	1	1	0	$S_{i}$
Output carry	0		<u>(1)</u>	<u>(1)</u>	$C_{i+1}$

4 27




# **Carry Propagation**

- As in a combinational circuit, the signal must propagate through the gates before the correct output sum is available in the output terminals
- The total propagation time is equal to the propagation delay of a typical gate times the number of levels in the circuit
- The longest propagation delay in a adder is the time that carry propagate through the full adders
- Each bit of the sum output depends on the value of the input carry
  - The value of S<sub>i</sub> will be in final value only after the input carry C<sub>i</sub> has been propagated



#### Full Adder with P and G

- The full adder can be redrawn with two internal signals
   P (propagation) and G (generation)
- The signal from input carry C<sub>i</sub> to output carry C<sub>i+1</sub> propagates through an AND and a OR gate (2 gate levels)
  - For n-bit adder, there are 2n gate levels for the carry to propagate from input to output





4-29




#### **Carry Propagation**


- The *carry propagation time* is a limiting factor on the speed with which two numbers are added
- All other arithmetic operations are implemented by successive additions
  - The time consumed during the addition is very critical
- To reduce the carry propagation delay
  - Employ faster gates with reduced delays
  - Increase the equipment complexity
- Several techniques for reducing the carry propagation time in a parallel adder
  - The most widely used technique employs the principle of carry lookahead







# Carry Lookahead Adder



- All output carries are generated after a delay through two levels of gates
- Output S1 to S3 can have equal propagation delay times

4-33



#### **Outline**

- Combinational Circuits
- Analysis and Design Procedures
- Binary Adders
- Other Arithmetic Circuits
- Decoders and Encoders
- Multiplexers



#### **Binary Subtractor**


- A B can be done by taking the 2's complement of B and adding it to A ---> A B = A + (-B)
  - 2'complement can be obtained by taking the 1'complement and adding on to the least significant pair of bits
  - A B = A + (B' + 1)
- The circuit for subtraction A B consists of an adder with inverter placed between each data input B and the corresponding input of the full adder
- The input carry C<sub>0</sub> must be equal to 1

4-35



#### 4-bit Adder-Subtractor


- M=0 (Adder)
  - Input of FA is A and B (B  $\oplus$  0 = B), and C<sub>0</sub> is 0
- M=1 (Subtractor)
  - Input of FA is A and B' (B  $\oplus$  1 = B'), and C<sub>0</sub> is 1





#### Overflow

- An overflow occurs when two number of n digits each are added and the sum occupies n+1 digits
- When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position
- When two signed numbers are added, the sign bit is treated as part of the number and the end carry does not indicate an overflow
  - Extra overflow detection circuits are required
- An overflow can only occur when two numbers added are both positive or both negative





#### **Overflow Detection**

- An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position
  - If these two carries are not equal, and overflow has occurred
  - If the output V is equal to 1, an overflow is detected




4-39



# Adder-Subtractor Circuit

- Unsigned
  - C bit detects a *carry* after addition or a *borrow* after subtraction
- Signed
  - V bit detects an overflow0: no overflow; 1: overflow





# **Decimal Adder**

- A decimal adder requires a minimum of 9 inputs and 5 outputs
  - 1 digit requires 4-bit
  - Input: 2 digits + 1-bit carry
  - Output: 1 digit + 1-bit carry
- BCD adder
  - Perform the addition of two decimal digits in BCD, together with an input carry from a previous stage
  - The output sum cannot be greater than 19 (9+9+1)

4-41




# Derivation of BCD Adder

•	В		В	Decimal						
K	Z <sub>8</sub>	Z <sub>4</sub>	Z <sub>2</sub>	Z <sub>1</sub>	С	S <sub>8</sub>	S <sub>4</sub>	S <sub>2</sub>	S <sub>1</sub>	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19
										4-





#### **BCD Adder**


- When the binary sum is equal to or less than 1001<sub>b</sub>
  - BCD Sum = Binary Sum
  - C = 0
- When the binary sum is greater than 1001<sub>h</sub>
  - BCD Sum = Binary Sum + 0110<sub>b</sub>
  - C = 1



$$C = K + Z_8Z_4 + Z_8Z_2$$










- Equal (A = B)
  - $A_3=B_3$  and  $A_2=B_2$  and  $A_1=B_1$  and  $A_0=B_0$   $X_i=A_iB_i+A_i'B_i' \text{ for } i=0,1,2,3$   $X_i=A_iB_i+A_i'B_i' \text{ for } i=0,1,2,3$
  - $(A=B) = X_3X_2X_1X_0$
- Greater (A > B) or Less (A < B)
  - Comparison start from the MSB
  - If the two digits are equal, compare the next lower digits
  - Continues until a pair of unequal digits is reached
    - $\blacksquare$  A is 1 and B is 0 => A > B
    - A is 0 and B is 1 => A < B

 $(A > B) = A_3B_3' + X_3A_2B_2' + X_3X_2A_1B_1' + X_3X_2X_1A_0B_0'$  $(A < B) = A_3'B_3 + X_3A_2'B_2 + X_3X_2A_1'B_1 + X_3X_2X_1A_0'B_0$ 





#### **Outline**


- Combinational Circuits
- Analysis and Design Procedures
- Binary Adders
- Other Arithmetic Circuits
- Decoders and Encoders
- Multiplexers

4-49



#### Decoder


- A circuit that coverts binary information from n input lines to a maximum of 2<sup>n</sup> unique output lines
  - May have fewer than 2<sup>n</sup> outputs
- A n-to-m-line decoder ( $m \le 2^n$ ):
  - Generate the m minterns of n input variables
- For each possible input combination, there is only one output that is equal to 1
  - The output whose value is equal to 1 represents the minterm equivalent of the binary number presently available in the input lines





# 2-to-4-Line Decoder with Enable


- Some decoders are constructed with NAND gates
  - Generate minterms in their complement form
- An *enable* input can be added to control the operation
  - E=1: disabled
  - None of the outputs are equal to 0





# Demultiplexer

- A circuit that receives information from a single line and directs it to one of 2<sup>n</sup> possible output lines
- A decoder with enable input can function as a demultiplexer
  - Often referred to as a decoder/demultiplexer



	_	ectic				
E	$\boldsymbol{A}$	$\boldsymbol{B}$	$D_0$	$D_1$	$D_2$	$D_3$
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

4-53

# -

# **Construct Larger Decoders**

- Decoders with enable inputs can be connected together to form a larger decoder
- The enable input is used as the most significant bit of the selection signal
  - w=0: the top decoder is enabled
  - w=1: the bottom one is enabled
- In general, enable inputs are a convenient feature for standard components to expand their numbers of inputs and outputs





Fig. 4-20  $\,$  4  $\times$  16 Decoder Constructed with Two 3  $\times$  8 Decoders



#### Combinational Logic Implementation

- A decoder provides the 2<sup>n</sup> minterms of n input variables
  - Can be used to form any combinational circuits with extra OR gates (sum of minterms)
- A function having a list of k minterms can be expressed in its complemented form F' with  $2^n k$  minterms
  - If  $k > 2^n/2$ , F' will have fewer minterms (fewer OR gates)
  - NOR gates are used instead for implementing F'



$$S(x,y,z) = \sum (1,2,4,7) C(x,y,z) = \sum (3,5,6,7)$$

4-55



#### Encoder

- A circuit that performs the inverse operation of a decoder
  - Have  $2^n$  (or fewer) input lines and n output lines
  - The output lines generate the binary code of the input positions
- Only one input can be active at any given time
- An extra output may be required to distinguish the cases that
   D<sub>0</sub> = 1 and all inputs are 0

		0	utpu	ts						
$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	х	У	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$z = D_1 + D_3 + D_5 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$x = D_4 + D_5 + D_6 + D_7$$




# **Priority Encoder**

- An encoder circuit that includes the priority function
- If two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence
- In the following truth table:
  - $D_3 > D_2 > D_1 > D_0$
  - The X's in output columns represent don't-care conditions
  - The X's in input columns are useful for representing a truth table in condensed form

		Inp	uts					
	$D_0$	$D_1$	$D_2$	$D_3$	х	У	V	
_	0	0	0	0	Х	Х	0	V - 1
	1	0	0	0	0	0	1	V - V
	Χ	1	0	0	0	1	1	no va
	Χ	Χ	1	0	1	0	1	
	Χ	X	Χ	1	1	1	1	

V = 0 : no valid inputs





#### **Outline**


- Combinational Circuits
- Analysis and Design Procedures
- Binary Adders
- Other Arithmetic Circuits
- Decoders and Encoders
- Multiplexers


4-59



# Multiplexer

- A circuit that selects binary information from one of many input lines and directs it to a single output lines
  - Have  $2^n$  input lines and n selection lines
  - Act like an electronic switch (also called a *data selector*)
- For the following 2-to-1-line multiplexer:
  - $S=0 \rightarrow Y = I_0$ ;  $S=1 \rightarrow Y = I_1$






(a) Logic diagram

(b) Block diagram



# 4-to-1-Line Multiplexer

- The combinations of S0 and S1 control each AND gates
- Part of the multiplexer resembles a decoder
- To construct a multiplexer:
  - Start with an *n*-to-2<sup>n</sup> decoder
  - Add 2<sup>n</sup> input lines, one to each AND gate
  - The outputs of the AND gates are applied to a single OR gate





4-61




#### Quadruple 2-to-1-Line Multiplexer

- Multiplexers can be combined with common selection inputs to provide multiple-bit selection logic
- Quadruple 2-to-1-line multiplexer:
  - Four 2-to-1-line multiplexers
  - Each capable of selecting one bit of the 2 4-bit inputs
  - E: enable input E=1: disable the circuit (all outputs are 0)









#### Three-State Gate

- A circuit that exhibits three states
  - logic 1, logic 0, and *high-impedance (z)*
- The high-impedance state acts like an open circuit (disconnected)
- The most commonly used three-state gate is the buffer gate
  - C=0  $\rightarrow$  disabled (high-impedance); C=1  $\rightarrow$  enabled (pass)
  - Can be used at the output of a function without altering the internal implementation




Fig. 4-29 Graphic Symbol for a Three-State Buffer

4-65



#### Implementation with 3-State Gates

- A large number of three-state gate outputs can be connected with wires to form a common line (bus) without logic conflicts
  - Very convenient for implementing some circuits (ex: multiplexer)
  - Only one buffer can be in the active state at any given time
- One way to ensure that no more than one control input is active at any given time is to use a decoder

