{"payload":{"header_redesign_enabled":false,"results":[{"id":"69404812","archived":false,"color":"#adb2cb","followers":14,"has_funding_file":false,"hl_name":"FISC-Project/FISC-VHDL","hl_trunc_description":"FISC - Flexible Instruction Set Computer - Is the new Instruction Set Architecture inspired by ARMv8 and x86-64","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":69404812,"name":"FISC-VHDL","owner_id":23743549,"owner_login":"FISC-Project","updated_at":"2019-08-22T21:36:30.188Z","has_issues":true}},"sponsorable":false,"topics":["c","arm","cpu","cpp","vhdl","intel","computer-architecture","armv8","microarchitecture","fisc"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":79,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AFISC-Project%252FFISC-VHDL%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/FISC-Project/FISC-VHDL/star":{"post":"T-whhsHI1VMPVMa012IL4Zz37rQsQ52hv9MMPoPQUzS3TF4KKXGuzYkFwRlPs3ii1AyqPMThEY2OcxZhRcyrAw"},"/FISC-Project/FISC-VHDL/unstar":{"post":"klXgqEyUSDGRWhVjAPFf-H_Wh0GcEd97JMAU4ixZPYhqZOTB4fMwvEa07cVLzAU6qS7IZ_K74rlONY4gcyJY6A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"QLOtD1Nt1fM0O2eL6dxyzUdJeCuO2dKsGkmT48-4mW_T2W72GoYKXsm_h10sCDqYbJ2SasHO9xVlYU-Cw-WJ0w"}}},"title":"Repository search results"}