

<b>Module</b>	<b>CPU_Pipelined</b>	
<b>Dependencies</b>	SameBit, MUX2, Flopr_32, Flopenr_32, Flopr, DSwitch, MUX2_5, MUX2_32, Four, SE16_32, SL2_32, RF, Flopenr, DESwitch, MUX4_32, MUX3_32, MUX32_32, MUX32, Decoder_32, MUX4, MUX3, ALU32, IM, DM, SPLICE_PCJ, ALUBit31, ALUBits0To30, OneBitAdder, INC4_32	
<b>Inputs</b>	<b>Name</b>	<b>Size (Bits)</b>
	reset	1
	clk	1
	Strategy	2
<b>Outputs</b>	<b>Name</b>	<b>Size (Bits)</b>
	PC	32
	IFIR	32
	IDIR	32
	EXIR	32
	MEMIR	32
	WBIR	32
<b>Description</b>	MIPS Five-Stage Pipelined CPU Standard <b>clk</b> and <b>reset</b> inputs; also takes a Branch Prediction Strategy (00=Not Taken, 01=Taken, 10=Delay Slot) Outputs the following information: <b>PC</b> : Address of the current instruction <b>IFIR</b> : Instruction in IF stage <b>IDIR</b> : Instruction in ID stage <b>EXIR</b> : Instruction in EX stage <b>MEMIR</b> : Instruction in MEM stage <b>WBIR</b> : Instruction in WB stage	