

W806 Chip Design Guide

V1.0

Beijing Lianshengde Microelectronics Co., Ltd. (Winner Micro)

Address: 18th Floor, Yindu Building, No. 67, Fucheng Road, Haidian District, Beijing

Tel: +86-10-62161900

Website: www.winnermicro.com



Document modification record

Version re	evision time	revision history	author	audit
V1.0	2021/08/23 First o	Iraft	Linda	
			_	



5



Table of content

Document Modification History	5
1 Overview7	
2 Pin Definitions7	
3 Chip Peripheral Circuit Design11	1
3.1 RESET reset circuit design11	,
3.2 Design of reference clock circuit1	11
3.3 ADC circuit design12	
3.4 WAKEUP circuit design	
3.5 GPIO Design13	
3.6 Touch Sensor Design13	
3.7 Download port	
3.8 Power Design	14
4 Layout design	



1 Overview

The W806 chip is a secure IoT MCU chip. The chip integrates 32-bit CPU processor, built-in UART, GPIO, SPI, SDIO,

I 2C, I 2S, PSRAM, 7816, ADC, LCD, TouchSensor and other digital interfaces; support TEE security engine, support a variety of hardware

Decryption algorithm, built-in DSP, floating-point arithmetic unit and security engine, support code security permission setting, built-in 1MB Flash memory, support

Firmware encrypted storage, firmware signature, security debugging, security upgrade and other security measures to ensure product security features. Suitable for small appliances, smart

It can be used in a wide range of IoT fields such as home furnishing, smart toys, industrial control, and medical monitoring

2 Pin Definition






Figure 2-1 Pin layout (QFN56)



8



Table 2-1 Pin assignment definition (QFN56)

Number N	lame Type Pin Fur	nction After F	Reset	Multiplexing function	Maximum frequency pu	ll-up and pull-down capal	ility drive capability
1	PB_18	I/O GPIO	, input, high impedance UART5_	TX/LCD_SEG30	10MHz	UP/DOWN	12mA
2	PB_26	I/O GPIO	, input, high impedance LSPI_M	DSI/PWM4/LCD_SEG1	20MHz	UP/DOWN	12mA
3	PB_25	I/O GPIO	, input, high impedance LSPI_M	SO/PWM3/LCD_COM0	20MHz	UP/DOWN	12mA
4	PB_24	I/O GPIO	, input, high impedance LSPI_CI	VPWM2/LCD_SEG2	20MHz	UP/DOWN	12mA
5	PB_22	I/O GPIO	, input, high impedance UART0_	CTS/PCM_CK/LCD_COM2	10MHz	UP/DOWN	12mA
6	PB_21	I/O GPIO	, input, high impedance UART0_	RTS/PCM_SYNC/LCD_COM1	10MHz	UP/DOWN	12mA
7	PB_20	I/O UAR	T_RX	UARTO_RX/PWM1/UART1_CTS/I2C_SCL	10MHz	UP/DOWN	12mA
8	PB_19	I/O UAR	т_тх	UARTO_TX/PWM0/UART1_RTS/I2C_SDA	10MHz	UP/DOWN	12mA
9 WAK	EUP I WAKEUP w	rakeup funct	ion			DOWN	
10	RESET	I RESE	T reset			UP	
11 XTA	L_OUT O Externa	crystal osci	llator output				
12 XTA	L_IN I External cry	stal input					
13	VDD33	P chip	power supply, 3.3V				
14	NC						
15	VDD33	P chip	power supply, 3.3V				
16	VDD33	P chip	power supply, 3.3V				
17	VDD33	P chip	power supply, 3.3V				
18 BOC	TMODE I/O BOO	TMODE		I2S_MCLK/LSPI_CS/PWM2/I2S_DO	20MHz	UP/DOWN	12mA
19	PA_1	I/O JTAC	3_CK	JTAG_CK/I2C_SCL/PWM3/I2S_LRCK/AD	20MHz	UP/DOWN	12mA
20	PA_2	I/O GPIC), input, high impedance	UART1_RTS/UART2_TX/PWM0/UART3_RT S/ADC_4	20MHz	UP/DOWN	12mA
21	PA_3	I/O GPIO	o, input, high impedance	UART1_CTS/UART2_RX/PWM1/UART3_CT S/ADC_3	20MHz	UP/DOWN	12mA
22	PA_4	I / O JTA	e_swo	JTAG_SWO / I2C_SDA / PWM4 / I2S_BCK / AD C_2	20MHz	UP/DOWN	12mA
23	PA_5	I/O GPIO), input, high impedance	UART3_TX/UART2_RTS/PWM_BREAK/UAR T4_RTS / VRP_EXT	20MHz	UP/DOWN	12mA
24	PA_6	I/O GPIO), input, high impedance	UART3_RX/UART2_CTS/NULL/UART4_CT S/LCD_SEG31/VRP_EXT	20MHz	UP/DOWN	12mA
25	PA_7	I/O GPIC	, input, high impedance	PWM4/LSPI_MOSI/I2S_MCK/I2S_DI/LC D_SEG3/Touch_1	20MHz	UP/DOWN	12mA
26	PA_8	I/O GPIO), input, high impedance	PWM_BREAK/UART4_TX/UART5_TX/I2S_ BCLK/LCD_SEG4	20MHz	UP/DOWN	12mA



PA_10 10 GPD, TPX, 16ph impedance DECONDUCTE_ SEMENTATION_LER CLICK_COS_SECTION_LER CLICK_								
29 VOD23 P. drip Cream Expoly, 23V MAC DATALARTS TARRIMONICO DE CONTROL MAC DATALARTS CITERPONNELICO DE CONTROL MAC DATALARTS CITERPONN	27	PA_9	I/O GPI	D, input, high impedance		50MHz	UP/DOWN	12mA
PR. 11 10 GPD, leput, high impedance DOL SEG SOMPE DEPOWN 12mA DOL SEG SOMPE DEPOWN DEP	28	PA_10	I/O GPI			50MHz	UP/DOWN	12mA
PA_11	29	VDD33	P chip	power supply, 3.3V				
PR.12	30	PA_11	I/O GPI	D, input, high impedance		50MHz	UP/DOWN	12mA
MMC_BATSUARTS_CTS_PWMALCD_SEG1 SOUNTS_ LPDOWN 12mA	31	PA_12	I/O GPI	D, input, high impedance		50MHz	UP/DOWN	12mA
33 PA. 14 \$0 GPIO, Imput, high impedance OTOUCH, 15 SOMHZ	32	PA_13	I/O GPI	D, input, high impedance MMC_	DAT2/UART5_RX/PWM3/LCD_SEG9	50MHz	UP/DOWN	12mA
PA	33	PA_14	I/O GPI			50MHz	UP/DOWN	12mA
PB_0	34	PA_15	I/O GPI	D, input, high impedance		50MHz	UP/DOWN	12mA
10 GPIO, input, high impedance CD_SEG13/Touch_5 80MHz 20 GPIO, input, high impedance CD_SEG13/Touch_5 80MHz 20 GPIO, input, high impedance CD_SEG14/Touch_8 80MHz 20 GPIO, input, high impedance CD_SEG16/Touch_8 80MHz 20 GPIO, input, high impedance 20 GPIO, i	35	PB_0	I/O GPI	D, input, high impedance		80MHz	UP/DOWN	12mA
10 12 12 13 14 15 15 16 16 16 16 16 16	36	PB_1	I/O GPI			80MHz	UP/DOWN	12mA
12mA	37	PB_2	I/O GPI	D, input, high impedance		80MHz	UP/DOWN	12mA
PB_4	38	PB_3	I/O GPI	D, input, high impedance		80MHz	UP/DOWN	12mA
10 10 10 10 10 10 10 10	39	PB_27	I/O GPI	D, input, high impedance PSRA	M_CS/UART0_TX/LCD_COM3	80MHz	UP/DOWN	12mA
10 GPIO, input, high impedance RM_D3/LCD_SEG17/Touch_9 RM_D3/LCD_SEG17/Touch_9 RM_D3/LCD_SEG17/Touch_9 RM_D3/LCD_SEG17/Touch_9 RM_D3/LCD_SEG17/Touch_9 RM_D3/LCD_SEG17/Touch_9 RM_D3/LCD_SEG17/Touch_9 RM_D3/LCD_SEG18/Touch_10 RM_D3/LCD_SEG18/Touch_10 RM_D3/LCD_SEG18/Touch_10 RM_D3/LCD_SEG18/Touch_10 RM_D3/LCD_SEG18/Touch_11 RM_D3/LCD_SEG19/Touch_11 RM_D3/LCD_SEG19/Touch_11 RM_D3/LCD_SEG19/Touch_11 RM_D3/LCD_SEG19/Touch_11 RM_D3/LCD_SEG19/Touch_12 RM_D3/LCD_SEG19/Touch_12 RM_D3/LCD_SEG20/Touch_12 RM_D3/LCD_SEG20/Touch_12 RM_D3/LCD_SEG20/Touch_12 RM_D3/LCD_SEG20/Touch_13 RM_D3/LCD_SEG21/Touch_13 RM_D3/LCD_SEG21/Touc	40	PB_4	I/O GPI	D, input, high impedance		80MHz	UP/DOWN	12mA
43 CAP I External capacitor, 4.7µF 44 PB_6 I/O GPIO, input, high impedance	41	PB_5	I/O GPI			80MHz	UP/DOWN	12mA
44 PB_6 I/O GPIO, input, high impedance UART1_TX/MMC_CLK/HSPI_CK/SDIO_CK /LCD_SEG18/Touch_10 50MHz UP/DOWN 12mA 45 PB_7 I/O GPIO, input, high impedance UART1_RX/MMC_DMD/HSPI_INT/SDIO_C MD/LCD_SEG19/Touch_11 50MHz UP/DOWN 12mA 46 PB_8 I/O GPIO, input, high impedance I2S_BCK/MMC_D0/PWM_BREAK/SDIO_D0 /LCD_SEG20/Touch_12 50MHz UP/DOWN 12mA 47 PB_9 I/O GPIO, input, high impedance I2S_LRCK/MMC_D1/HSPI_CS/SDIO_D1/ LCD_SEG21/Touch_13 50MHz UP/DOWN 12mA 48 PB_12 I/O GPIO, input, high impedance HSPI_CK/PWM0/UART5_CTS/I2S_BCLK/ LCD_SEG24 50MHz UP/DOWN 12mA 49 PB_13 I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCL 50MHz UP/DOWN 12mA	42	VDD33	P chip	power supply, 3.3V				
44 PB_6 I/O GPIO, input, high impedance 12mA 45 PB_7 I/O GPIO, input, high impedance UART1_RX/MMC_CMD/HSPI_INT/SDIO_C MD/LCD_SEG19/Touch_11 50MHz UP/DOWN 12mA 46 PB_8 I/O GPIO, input, high impedance I2S_BCK/MMC_D0/PWM_BREAK/SDIO_D0 / LCD_SEG20/Touch_12 50MHz UP/DOWN 12mA 47 PB_9 I/O GPIO, input, high impedance I2S_LRCK/MMC_D1/HSPI_CS/SDIO_D1/ LCD_SEG21/Touch_13 50MHz UP/DOWN 12mA 48 PB_12 I/O GPIO, input, high impedance HSPI_CK/PWM0/UART5_CTS/I2S_BCLK/ LCD_SEG24 50MHz UP/DOWN 12mA 49 PB_13 I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCL 50MHz UP/DOWN 12mA	43	CAP	l Exter	nal capacitor, 4.7μF				
45 PB_7 I/O GPID, input, high impedance MD/LCD_SEG19/Touch_11 50MHz 46 PB_8 I/O GPID, input, high impedance I2S_BCK/MMC_D0/PWM_BREAK/SDIO_D0 50MHz 47 PB_9 I/O GPID, input, high impedance I2S_LRCK/MMC_D1/HSPI_CS/SDIO_D1/ 50MHz 48 PB_12 I/O GPID, input, high impedance HSPI_CK/PWM0/UART5_CTS/I2S_BCLK/ LCD_SEG24 49 PB_13 I/O GPID, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCL 50MHz UP/DOWN 12mA 12mA 12mA	44	PB_6	I/O GPI			50MHz	UP/DOWN	12mA
46 PB_8 I/O GPIO, input, high impedance /LCD_SEG20/Touch_12 50MHz 47 PB_9 I/O GPIO, input, high impedance LCD_SEG21/Touch_13 UP/DOWN 12mA 48 PB_12 I/O GPIO, input, high impedance LCD_SEG24 49 PB_13 I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCL 50MHz 50MHz UP/DOWN 12mA 49 PB_13 I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCL 50MHz	45	PB_7	I/O GPI			50MHz	UP/DOWN	12mA
47 PB_9 I/O GPIO, input, high impedance LCD_SEG21/Touch_13 50MHz 48 PB_12 I/O GPIO, input, high impedance LCD_SEG24 UP/DOWN 12mA 49 PB_13 I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCL 50MHz UP/DOWN 12mA 49 PB_13 I/O GPIO, input, high impedance	46	PB_8	I/O GPI	D, input, high impedance		50MHz	UP/DOWN	12mA
48 PB_12 I/O GPIO, input, high impedance LCD_SEG24 49 PB_13 I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCL UP/DOWN 12mA 50MHz UP/DOWN 12mA	47	PB_9	I/O GPI	D, input, high impedance		50MHz	UP/DOWN	12mA
49 PB_13 I/O GPIO, input, high impedance 50MHz	48	PB_12	I/O GPI	D, input, high impedance		50MHz	UP/DOWN	12mA
	49	PB_13	I/O GPI			50MHz	UP/DOWN	12mA



50	PB_14	I/O GPI	D, input, high impedance	HSPI_CS/PWM2/LSPI_CS/I2S_DO/LCD_ SEG26	50MHz	UP/DOWN	12mA
51	PB_15	I/O GPI	O, input, high impedance	HSPI_DI / PWM3 / LSPI_CK / I2S_DI / LCD_ SEG27	50MHz	UP/DOWN	12mA
52	PB_10	I/O GPI	D, input, high impedance	I2S_DI/MMC_D2/HSPI_DI/SDIO_D2/LC D_SEG22	50MHz	UP/DOWN	12mA
53	VDD33	P chip	power supply, 3.3V				
54	PB_11	I/O GPI	D, input, high impedance	I2S_DO/MMC_D3/HSPI_DO/SDIO_D3/LC D_SEG23	50MHz	UP/DOWN	12mA
55	PB_16	I/O GPI	O, input, high impedance	HSPI_DO/PWM4/LSPI_MISO/UART1_RX/ LCD_SEG28	50MHz	UP/DOWN	12mA
56	PB_17	I/O GPI	O, input, high impedance	UART5_RX/PWM_BREAK/LSPI_MOSI/I2S _MCLK/LCD_SEG29	20MHz	UP/DOWN	12mA
57 GNI	P Ground PAD	at the botto	m of the chip				

Notes: 1. I = Input, O = Output, P = Power

3 Chip Peripheral Circuit Design

3.1 RESET reset circuit design

The reset circuit is recommended to be designed as an RC circuit, which automatically resets after power-on, and resets at a low level of W806. If using an external control RESET pipe

pin, when the level value is lower than 2.0v, the chip is in reset state. The low level must last for more than 100us during reset, see Figure 3-1.




Figure 3-1 Reset circuit

3.2 Reference Clock Circuit Design

The chip reference clock adopts 40MHz frequency, and customers choose different temperature grades, stability and load capacitance values according to actual product requirements

of crystals. The load capacitance connected to both ends of the crystal needs to be adjusted according to the crystal and frequency offset of different manufacturers. See Figure 3-2 in the reference design.




Figure 3-2 Crystal circuit

The crystal should be placed as close to the chip as possible, the traces should be as short as possible, and away from interference sources, and there are multiple ground holes around the clock for isolation. The layers below the clock disable its

It is routed through to prevent interference with the clock source

3.3 ADC circuit design

Pins 19-21 of the chip can be used as ordinary ADC, and the input voltage range is 0-2.4V. When it is higher than 2.4V, the external voltage divider needs to be processed before

Access to the ADC interface. To improve accuracy, use high precision resistors for R1 and R2. Select appropriate R1, R2 according to Sensor output voltage value

Resistor value divider. As shown in Figure 3-3.




Figure 3-3 ADC voltage divider circuit

3.4 WAKEUP circuit design

After the chip enters the sleep state, the WAKEUP function can be used to wake up the chip, and the WAKEUP pin input high level can wake up the sleep state.

 $\hbox{chip. When the chip is in normal working state, the WAKEUP pin is low level, which can pull down the 10K resistor. } \\$

Note that if the WAKEUP function is not used, this pin can be left floating or pulled down, but not pulled up.






Figure 3-4 WAKEUP circuit

3.5 GPIO Design

After the chip is powered on, pins 7 and 8 are UART0 ports by default, which provide download and AT command ports and log output ports. customer use

Be careful not to use this port as GPIO at will, to prevent it from being occupied and unable to download and debug. After the system is up, the port can be reset

used for other ports. If the port is occupied, you can operate according to chapter 3.7.

Table 3-2 Chip UART0 pin description

7	PB20	1/0	UARTO_RX
8	PB19	1/0	UARTO_TX

See Table 2-1 for the multiplexing relationship and usage of other pins. If all GPIOs are internally configured as pull-ups, the typical pull-up resistor value is 40K,

If configured as a pull-down, the typical pull-down resistor value is 49K.

3.6 Touch Sensor Design

W806 integrates 15 Touch Sensors inside. See Table 2-1 for detailed pin definitions. When designing, attention should be paid to the parasitics of traces and external circuits.

 $Influence\ of\ capacitance,\ the\ size\ of\ parasitic\ capacitance\ directly\ affects\ the\ sensitivity\ of\ Touch\ Sensor.$

Figure 3-6 is a schematic diagram of the touch capacitance distribution, where Cground is the capacitance between the reference ground of the touch circuit and the ground, and Ccomponent is the

Parasitic capacitance inside the chip, parasitic capacitance between Ctrace trace and circuit reference ground, between Celectrode touch electrode and circuit reference ground.

The parasitic capacitance of the Ctouch finger and the touch electrode relative to the ground is formed.




Figure 3-6 Schematic diagram of touch canacitance distribution

Parasitic capacitance Cp (that is, the capacitance when no touch action occurs)=Ccomponent+Ctrace+Celectrode. When a touch action occurs,

The change of the total capacitance of the system \bar{y} C=Ctouch, the common Ctouch is about 5pF~15pF. When the parasitic capacitance Cp is smaller and Ctouch is larger,

The easier the touch action is to be detected by the system, the higher the sensitivity of the touch sensing system. When using this part of the function, you need to refer to

Related content of the "touch_sensor Software and Hardware Design Guide v1.0" document.

3.7 Download port

The W806 chip defaults to UART0 as the download port. When the chip has no firmware for initial download, directly connect to the UART0 interface and use the relevant download software.

firmware can be downloaded. When there is firmware in the chip and enter the download mode again, you can pull down BOOTMODE and then power on to enter the down

load mode. After the download is complete, remove the operation of lowering BOOTMODE, and need to restart before the firmware can run.

3.8 Power Design


Chip power supply voltage: 3.3V, normal working power supply range: 3.0V-3.6V. Do not exceed this range, over 3.6V may cause damage to the chip

Permanent damage, lower than 3.0V may reduce the overall performance, the total current is recommended to be more than 500mA. Each power input pin of the chip should be placed accordingly

filter capacitor.



3.9 Reference Design Schematic



4 Layout design

The PAD in the middle of the W806 chip is the heat dissipation ground pad, which needs to be grounded. At the same time, it needs to be punched to make good contact with the ground for heat dissipation. The middle bell

Do not use window design for vias. Figure 4-1.




Figure 4-1 Ground pad handling