


PROJNAME fabrication drawing

Top view



Bottom view



CHECK FAILED — SEE DRC REPORT

	PROJNAME		Sheet: Bare board overview			
	Notes c1 c2 c3 c4		File: ktest.kicad_pcb			
			Rev: 0.0.2	Drwn: FLR		
			Mat: Concept	Rev'd: FLR		
			Date: 06/10/2026	RLs'd: FLR		
					Dwg: NA	Size: A4
					Generated with KiCad	Page: 1/14

Fabrication requirements

Fabrication requirements

IPC

In case of divergences, dimensions from Gerber files take precedence

Surface finish: Lead-free HASL

Copper thickness: minimum x um external layer, minimum x internal layer, per IPC xxx

vias to be left untented / tented / filled and capped

process must be RoHS compliant

flammability rating shall meet as a minimum ul94v-0

tg170 or better

tolerance xxx or as per ipc

Board build up

Material	Layer	Thickness	Dielectric	Type
	F.Paste			Paste Mask
	F.Silkscreen			Legend
	F.Mask	0.01mm		Solder Mask
Copper	F.Cu	0.035mm (1.00oz)		Signal
Prepreg		0.1mm	FR4	Dielectric
Copper	In1.Cu	0.035mm (1.00oz)		Signal
Core		1.24mm	FR4	Dielectric
Copper	In2.Cu	0.035mm (1.00oz)		Signal
Prepreg		0.1mm	FR4	Dielectric
Copper	B.Cu	0.035mm (1.00oz)		Signal
	B.Mask	0.01mm		Solder Mask
	B.Silkscreen			Legend
	B.Paste			Paste Mask

Total thickness: 1.6mm

DRC FAILURE

CHECK FAILED — SEE DRC REPORT



PROJNAME

Notes

c1
c2
c3
c4

Sheet: Fabrication requirements
File: ktest.kicad_pcb

Rev: 0.0.2
Mat: Concept
Date: 06/10/2026

Dwg: NA
Generated with KiCad

Drwn: FLR
Rev'd: FLR
Rls'd: FLR
Size: A4
Page: 2/14


Top fabrication (scale 1:1)

The image shows a top-down view of a PCB layout for a motor controller. The layout includes various components such as a motor, a table controller, a limit switch, and a power input. A large red watermark reading "DRC FAILURE" is overlaid across the center of the board. Below the board, a red message states "CHECK FAILED — SEE DRC REPORT". The board is labeled with various components and their values, including resistors (R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100), capacitors (C1, C2, C3, C4, C5, C6, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C19, C20, C21, C22, C23, C24, C25, C26, C27, C28, C29, C30, C31, C32, C33, C34, C35, C36, C37, C38, C39, C40, C41, C42, C43, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100), and integrated circuits (U1, U2, U3, U4, U5, U6, U7, U8, U9, U10, U11, U12, U13, U14, U15, U16, U17, U18, U19, U20, U21, U22, U23, U24, U25, U26, U27, U28, U29, U30, U31, U32, U33, U34, U35, U36, U37, U38, U39, U40, U41, U42, U43, U44, U45, U46, U47, U48, U49, U50, U51, U52, U53, U54, U55, U56, U57, U58, U59, U60, U61, U62, U63, U64, U65, U66, U67, U68, U69, U70, U71, U72, U73, U74, U75, U76, U77, U78, U79, U80, U81, U82, U83, U84, U85, U86, U87, U88, U89, U90, U91, U92, U93, U94, U95, U96, U97, U98, U99, U100). The board is also labeled with "FELIRO ENGINEERING" and "23/09/2026".

DRC FAILURE

CHECK FAILED — SEE DRC REPORT


PROJNAME		Sheet: Top fabrication (scale 1:1)	
Notes		File: ktest.kicad_pcb	
c1		Rev: 0.0.2	Drwn: FLR
c2		Mat: Concept	Rev'd: FLR
c3		Date: 06/10/2026	RLs'd: FLR
c4		Dwg: NA	Size: A4
		Generated with KiCad	Page: 3/14



	PROJNAME	Sheet: Top fabrication (scale 1:1) File: ktest.kicad_pcb	
	Notes	Rev: 0.0.2 Mat: Concept Date: 06/10/2026 Dwg: NA	Drwn: FLR Rev'd: FLR Rls'd: FLR
	c1		
	c2		
	c3		
c4		Generated with KiCad	Page: 3/14

Bottom fabrication (scale 1:1)

DRC FAILURE




CHECK FAILED — SEE DRC REPORT



PROJNAME		Sheet: Bottom fabrication (scale 1:1)	
Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 4/14

Drill drawing — L1 - L4 (scale 1:1)




Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	26	0.30mm	PTH	Round	F.Cu — B.Cu
○	8	0.30mm	PTH	Round	F.Cu — B.Cu
+	5	0.40mm	PTH	Round	F.Cu — B.Cu
□	40	0.50mm	PTH	Round	F.Cu — B.Cu
◇	37 + 12	0.50mm	PTH	Round + Slot	F.Cu — B.Cu
⊗	1	0.60mm	PTH	Round	F.Cu — B.Cu
✱	6	0.70mm	PTH	Round	F.Cu — B.Cu
⊗	10	0.74mm	PTH	Round	F.Cu — B.Cu
⊗	22	0.95mm	PTH	Round	F.Cu — B.Cu
⊕	18	1.00mm	PTH	Round	F.Cu — B.Cu
Total 185					

CHECK FAILED — SEE DRC REPORT

	PROJNAME		Sheet: Drill drawing — L1 - L4 (scale 1:1)	
			File: ktest.kicad_pcb	
	Notes		Rev: 0.0.2	Drwn: FLR
	c1		Mat: Concept	Rev'd: FLR
	c2		Date: 06/10/2026	RLs'd: FLR
	c3		Dwg: NA	Size: A4
	c4		Generated with KiCad	Page: 5/14

Drill drawing — L1 - L4 (scale 1:1)




Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	2	1.20mm	NPTH	Round	F.Cu — B.Cu
○	4	3.20mm	NPTH	Round	F.Cu — B.Cu
	Total 6				

DRC FAILURE

CHECK FAILED — SEE DRC REPORT




PROJNAME		Sheet: Drill drawing — L1 - L4 (scale 1:1)	
Notes		File: ktest.kicad_pcb	
c1	Rev: 0.0.2	Drwn: FLR	Rev'd: FLR
c2	Mat: Concept	Date: 06/10/2026	RLs'd: FLR
c3	Dwg: NA	Size: A4	Page: 6/14
c4	Generated with KiCad		



CHECK FAILED — SEE DRC REPORT




PROJNAME	Sheet: F.Cu (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 06/10/2026	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 7/14



DRC FAILURE

CHECK FAILED — SEE DRC REPORT


	PROJNAME		Sheet: In1.Cu (scale 1:1)	
	Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
			Rev: 0.0.2	Drwn: FLR
			Mat: Concept	Rev'd: FLR
			Date: 06/10/2026	RLs'd: FLR
			Dwg: NA	Size: A4
			Generated with KiCad	Page: 8/14



CHECK FAILED — SEE DRC REPORT



PROJNAME	Sheet: In2.Cu (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 06/10/2026	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 9/14



CHECK FAILED — SEE DRC REPORT


	PROJNAME		Sheet: B,Cu (scale 1:1)	
	Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
			Rev: 0.0.2	Drwn: FLR
			Mat: Concept	Rev'd: FLR
			Date: 06/10/2026	RLs'd: FLR
			Dwg: NA	Size: A4
			Generated with KiCad	Page: 10/14



DRC FAILURE

CHECK FAILED — SEE DRC REPORT

	PROJNAME		Sheet: F.Mask (scale 1:1)	
			File: ktest.kicad_pcb	
	Notes		Rev: 0.0.2	Drwn: FLR
	c1		Mat: Concept	Rev'd: FLR
	c2		Date: 06/10/2026	RLs'd: FLR
	c3		Dwg: NA	Size: A4
	c4		Generated with KiCad	




CHECK FAILED — SEE DRC REPORT



PROJNAME	Sheet: B.Mask (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 06/10/2026	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 12/14

F.Silkscreen (scale 1:1)



CHECK FAILED — SEE DRC REPORT



PROJNAME

Notes

c1
c2
c3
c4

Sheet: F.Silkscreen (scale 1:1)

File: ktest.kicad_pcb

Rev: 0.0.2

Mat: Concept

Date: 06/10/2026

Dwg: NA

Generated with KiCad

Drwn: FLR

Rev'd: FLR

RLs'd: FLR

Size: A4

Page: 13/14

B.Silkscreen (scale 1:1)



CHECK FAILED — SEE DRC REPORT



PROJNAME

Notes

c1
c2
c3
c4

Sheet: B.Silkscreen (scale 1:1)

File: ktest.kicad_pcb

Rev: 0.0.2
Mat: Concept
Date: 06/10/2026

Dwg: NA
Generated with KiCad

Drwn: FLR
Rev'd: FLR
Rls'd: FLR
Size: A4
Page: 14/14