



PROJNAME fabrication drawing

Top view



Bottom view



	PROJNAME		Sheet: Bare board overview	
	Notes		File: ktest.kicad_pcb	
	c1		Rev: 0.0.2	Drwn: FLR
	c2		Mat: Concept	Rev'd: FLR
	c3		Date: 06/10/2026	RI's'd: FLR
c4		Generated with KiCad	Size: A4	Page: 1/14

Fabrication requirements

Fabrication requirements

IPC

In case of divergences, dimensions from Gerber files take precedence

Surface finish: Lead-free HASL,

Copper thickness: minimum x um external layer, minimum x internal layer, per IPC xxx

vias to be left untented / tented / filled and capped

process must be RoHS compliant

flammability rating shall meet as a minimum ul94v-0

tg170 or better

tolerance xxx or as per ipc

Board build up

	Material	Layer	Thickness	Dielectric	Type
		F.Paste			Paste Mask
		F.Silkscreen			Legend
		F.Mask	0.01mm		Solder Mask
	Copper	F.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	In1.Cu	0.035mm (1.00oz)		Signal
	Core		1.24mm	FR4	Dielectric
	Copper	In2.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	B.Cu	0.035mm (1.00oz)		Signal
		B.Mask	0.01mm		Solder Mask
		B.Silkscreen			Legend
		B.Paste			Paste Mask

Total thickness: 1.6mm



PROJNAME

Notes

c1
c2
c3
c4

Sheet: Fabrication requirements

File: ktest.kicad_pcb

Rev: 0.0.2

Mat: Concept

Date: 06/10/2026

Dwg: NA

Generated with KiCad

Drwn: FLR

Rev'd: FLR

RLs'd: FLR

Size: A4


Page: 2/14

Top fabrication (scale 1:1)


The image shows a top-down view of a PCB layout for a table controller. The board is rectangular with a 100mm x 100mm footprint. It features a central microcontroller (U3) connected to various components including a motor (MOT), a limit switch (Limit sw), a power input (PWR In), and a 3V3 voltage regulator (3V3_REG). The layout includes numerous passive components (resistors R1-R22, capacitors C1-C27) and connectors (J1-J18). The board is populated with components from various manufacturers, including ChummiCo Electronics. The layout is labeled with component values and footprints. The board is oriented with the microcontroller (U3) at the top center. The dimensions 100mm x 100mm are indicated by arrows at the bottom of the board.

ProjName	Sheet: Top fabrication (scale 1:1)
Notes	File: ktest.kicad_pcb
c1	Rev: 0.0.2
c2	Mat: Concept
c3	Date: 06/10/2026
c4	Dwg: NA
	Generated with KiCad

Drwn: FLR	Rev'd: FLR
Rs'd: FLR <td>Size: A4</td>	Size: A4
Page: 3/14	




Bottom fabrication (scale 1:1)



PROJNAME		Sheet: Bottom fabrication (scale 1:1)	
		File: ktest.kicad_pcb	
Notes		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 4/14

Drill drawing — L1 - L4 (scale 1:1)



Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	26	0.30mm	PTH	Round	F.Cu – B.Cu
○	8	0.30mm	PTH	Round	F.Cu – B.Cu
+	5	0.40mm	PTH	Round	F.Cu – B.Cu
□	40	0.50mm	PTH	Round	F.Cu – B.Cu
◇	37 + 12	0.50mm	PTH	Round + Slot	F.Cu – B.Cu
⊗	1	0.60mm	PTH	Round	F.Cu – B.Cu
✱	6	0.70mm	PTH	Round	F.Cu – B.Cu
⊗	10	0.74mm	PTH	Round	F.Cu – B.Cu
⊗	10	0.95mm	PTH	Round	F.Cu – B.Cu
⊕	18	1.00mm	PTH	Round	F.Cu – B.Cu
Total 173					



PROJNAME

Notes

c1
c2
c3
c4

Sheet: Drill drawing — L1 - L4 (scale 1:1)

File: ktest.kicad_pcb

Rev: 0.0.2
Mat: Concept
Date: 06/10/2026


Dwg: NA
Generated with KiCad

Drwn: FLR
Rev'd: FLR
Rls'd: FLR

Size: A4
Page: 5/14


Drill drawing — L1 - L4 (scale 1:1)

Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	2	1.20mm	NPTH	Round	F.Cu — B.Cu
○	4	3.20mm	NPTH	Round	F.Cu — B.Cu
	Total 6				




PROJNAME		Sheet: Drill drawing — L1 - L4 (scale 1:1)	
Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 6/14

F.Cu (scale 1:1)




PROJNAME	Sheet: F.Cu (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 06/10/2026	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 7/14

In1.Cu (scale 1:1)




PROJNAME		Sheet: In1.Cu (scale 1:1)	
		File: ktest.kicad_pcb	
Notes c1 c2 c3 c4		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 8/14

In2.Cu (scale 1:1)




PROJNAME		Sheet: In2.Cu (scale 1:1)	
		File: ktest.kicad_pcb	
Notes		Rev: 0.0.2	Drwn: FLR
c1		Mat: Concept	Rev'd: FLR
c2		Date: 06/10/2026	RLs'd: FLR
c3		Dwg: NA	Size: A4
c4		Generated with KiCad	Page: 9/14

B.Cu (scale 1:1)




	PROJNAME		Sheet: B.Cu (scale 1:1)	
	Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
			Rev: 0.0.2	Drwn: FLR
			Mat: Concept	Rev'd: FLR
			Date: 06/10/2026	RLs'd: FLR
			Dwg: NA	Size: A4
		Generated with KiCad		Page: 10/14

F.Mask (scale 1:1)




	PROJNAME		Sheet: F.Mask (scale 1:1)	
	Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
			Rev: 0.0.2	Drwn: FLR
			Mat: Concept	Rev'd: FLR
			Date: 06/10/2026	RLs'd: FLR
			Dwg: NA	Size: A4
		Generated with KiCad	Page: 11/14	

B.Mask (scale 1:1)



PROJNAME	Sheet: B.Mask (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 06/10/2026	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 12/14

F.Silkscreen (scale 1:1)



	PROJNAME		Sheet: F.Silkscreen (scale 1:1)	
	Notes		File: ktest.kicad_pcb	
	Rev: 0.0.2		Drwn: FLR	D
	Mat: Concept		Rev'd: FLR	
c1	Date: 06/10/2026		RLs'd: FLR	
c2	Dwg: NA		Size: A4	
c3	Generated with KiCad		Page: 13/14	
c4				

B.Silkscreen (scale 1:1)

12

14

15

16

FELIRO
ENGINEERING

PROJNAME	
Notes	
c1	
c2	
c3	
c4	

Sheet: B.Silkscreen (scale 1:1)	
File: ktest.kicad_pcb	
Rev: 0.0.2	Drwn: FLR
Mat: Concept	Rev'd: FLR
Date: 06/10/2026	Rls'd: FLR
Dwg: NA	Size: A4
Generated with KiCad	Page: 14/14

