



Board name example fabrication drawing

Top view



Bottom view



Project Name: Project name example		Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example		Reviewed: Rvd by		
Sheet Title: Bare board overview		Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb		Maturity: Concept	Size: A4	Sheet: 1 of 14

Fabrication requirements

Fabrication requirements

Board build up


	Material	Layer	Thickness	Dielectric	Type
		F.Paste			Paste Mask
		F.Silkscreen			Legend
		F.Mask	0.01mm		Solder Mask
	Copper	F.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	In1.Cu	0.035mm (1.00oz)		Signal
	Core		1.24mm	FR4	Dielectric
	Copper	In2.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	B.Cu	0.035mm (1.00oz)		Signal
		B.Mask	0.01mm		Solder Mask
		B.Silkscreen			Legend
		B.Paste			Paste Mask

Total thickness: 1.6mm




Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example	Reviewed: Rvd by		
Sheet Title: Fabrication requirements	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 2 of 14


Top fabrication (scale 1:1)



Project Name: Project name example		Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example		Reviewed: Rvd by		
Sheet Title: Top fabrication (scale 1:1)		Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb		Maturity: Concept	Size: A4	Sheet: 3 of 14



Drill drawing — L1 - L4 (scale 1:1)



Drill map

Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	5	0.30mm	PTH	Round	F.Cu – B.Cu
○	3	1.00mm	PTH	Round	F.Cu – B.Cu
	Total 8				




Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example	Reviewed: Rvd by		
Sheet Title: Drill drawing — L1 - L4 (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 5 of 14

Drill drawing — L1 - L4 (scale 1:1)

Drill map

Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	1	2.70mm	NPTH	Round	F.Cu – B.Cu
○	2	3.20mm	NPTH	Round	F.Cu – B.Cu
	Total 3				



ChurrasCod
Electronics


Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example	Reviewed: Rvd by		
Sheet Title: Drill drawing — L1 - L4 (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 6 of 14



Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example	Reviewed: Rvd by		
Sheet Title: F.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 7 of 14



Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example	Reviewed: Rvd by		
Sheet Title: In2.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 9 of 14

[illegible]

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

[illegible]

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14


B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

[illegible]

B.Cu (scale 1:1)

The figure shows a large rectangular area representing a PCB layout, overlaid on a coordinate grid. The horizontal axis is labeled 1 through 6, and the vertical axis is labeled A through D. In the upper-left portion of the grid, there is a small green schematic diagram consisting of several connected lines and circular nodes. Below this, towards the center-right, are three isolated circles. At the bottom of the page, there is a metadata table.

 ChurrasCod Electronics	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

B.Cu (scale 1:1)

A

B

C

D

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

[illegible][illegible]

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14


B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

B.Cu (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Cu (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 10 of 14

[illegible]

[illegible][illegible]

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular vias or through-holes. The entire design is contained within a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular vias or through-holes. The entire design is contained within a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular pads. At the bottom right, there are four circular pads arranged in a square pattern.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

F.Mask (scale 1:1)


The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular vias or through-holes. The entire design is contained within a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular vias or through-holes. The entire design is contained within a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

	1	2	3	4	5	6														
A	F.Mask (scale 1:1)																			
B																				
C																				
D	 ChurrasCod Electronics <table border="1"> <tr> <td>Project Name: Project name example</td> <td>Drawn: Drw by</td> <td colspan="2" rowspan="2">Notes: c1 c2 c3 c4</td> </tr> <tr> <td>Board Name: Board name example</td> <td>Reviewed: Rvd by</td> </tr> <tr> <td>Sheet Title: F.Mask (scale 1:1)</td> <td>Released: Rlsd by</td> <td>Revision: 0.0.2</td> <td>Date: 2026-10-01</td> </tr> <tr> <td>File Name: ktest.kicad_pcb</td> <td>Maturity: Concept</td> <td>Size: A4</td> <td>Sheet: 11 of 14</td> </tr> </table>						Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4		Board Name: Board name example	Reviewed: Rvd by	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14
Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4																		
Board Name: Board name example	Reviewed: Rvd by																			
Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01																	
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14																	

A

B

C

D

1

2

3

4

5

6

F.Mask (scale 1:1)

The diagram illustrates a PCB mask layout. At the top left, there are two horizontal rows of rectangular pads. The upper row contains four pads, and the lower row contains three pads. To the right of these, there are three circular vias arranged in a triangular pattern. Further to the right, there is a single small square pad.

ChurrasCod
Electronics

Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4		
Board Name: Board name example	Reviewed: Rvd by			
Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01	
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14	

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular vias or through-holes. The entire design is contained within a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular pads. At the bottom right, there are four circular pads arranged in a square pattern.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It features several components represented by standard symbols: two horizontal rows of four rectangular pads each, located in the upper left; a single square pad below them; three circular pads arranged in a triangle in the lower right; and a vertical column of three circular pads on the far right. The entire design is contained within a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

[illegible][illegible][illegible][illegible]

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It includes several rectangular pads arranged in two rows at the top left. In the center-right area, there are three circular vias or through-holes. The entire design is contained within a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

F.Mask (scale 1:1)

The diagram shows a top-down view of a PCB mask layer. It features several components represented by standard symbols: two horizontal rows of four rectangular pads each, located in the upper left; a single square pad below them; three circular pads arranged in a triangle in the lower right; and a vertical column of four circular pads on the far right. The entire design is enclosed in a rectangular frame.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: F.Mask (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 11 of 14

[illegible]

ChurrasCod
Electronics

Project Name:

Project name example

Board Name:

Board name example

Sheet Title:

B.Mask (scale 1:1)

File Name:

ktest.kicad_pcb

Drawn

Drw by

Reviewed:

Rvd by

Released:

Rlsd by

Maturity:

Concept

Notes:

cl

c2

CS

on

Revision:

0.0.2

Size:


A4


Date:

2026-10-01

Sheet:

12 of 14

		F.Silkscreen (scale 1:1)															
C2 C4 C3 R2 R3 J1 H1 H3 H2  ChurrasCod Electronics <table><tr><td>Project Name:</td><td>Drawn:</td><td colspan="2" rowspan="2">Notes:</td></tr><tr><td>Board Name:</td><td>Reviewed:</td></tr><tr><td>Sheet Title:</td><td>Released:</td><td>Revision:</td><td>Date:</td></tr><tr><td>File Name:</td><td>Maturity:</td><td>Size:</td><td>Sheet:</td></tr></table>				Project Name:	Drawn:	Notes:		Board Name:	Reviewed:	Sheet Title:	Released:	Revision:	Date:	File Name:	Maturity:	Size:	Sheet:
Project Name:	Drawn:	Notes:															
Board Name:	Reviewed:																
Sheet Title:	Released:	Revision:	Date:														
File Name:	Maturity:	Size:	Sheet:														

[illegible]


					B.Silkscreen (scale 1:1)
A					
B					
C					
D					

ChurrasCod
Electronics

Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
Board Name: Board name example	Reviewed: Rvd by		
Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14

B.Silkscreen (scale 1:1)

A large rectangular area, currently blank, representing the space for silkscreening. It is bounded by a thin black frame.

 ChurrasCod Electronics	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14

[illegible][illegible]

B.Silkscreen (scale 1:1)


The figure shows a PCB layout template. At the top right, there's a title 'B.Silkscreen (scale 1:1)'. The main part of the image is a large white rectangle intended for the silkscreen design. In the bottom right corner, there is a metadata table containing project details like name, board name, sheet title, file name, drawing/reviewing person, maturity, revision, date, size, and sheet number.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14

[illegible]

B.Silkscreen (scale 1:1)

A large rectangular area intended for silkscreening, currently blank except for a small mirrored artifact.

 ChurrasCod Electronics	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14

B.Silkscreen (scale 1:1)

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14

[illegible][illegible]

B.Silkscreen (scale 1:1)


A large rectangular area intended for the silkscreen design.

 ChurrasCod Electronics	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14

					B.Silkscreen (scale 1:1)
A					
B					
C					
D	ChurrasCod Electronics Project name example Board name example B.Silkscreen (scale 1:1) ktest.kicad_pcb Drawn: Drw by Reviewed: Rvd by Released: Rlsd by Maturity: Concept Notes: c1c2c3c4 Revision: 0.0.2 Date: 2026-10-01 Size: A4 Sheet: 14 of 14				

	1	2	3	4	5	6															
A																					
B																					
C																					
D																					
			ChurrasCod Electronics <table border="1"><tr><td rowspan="4"></td><td>Project Name: Project name example</td><td>Drawn: Drw by</td><td colspan="2" rowspan="2">Notes: c1 c2 c3 c4</td></tr><tr><td>Board Name: Board name example</td><td>Reviewed: Rvd by</td></tr><tr><td>Sheet Title: B.Silkscreen (scale 1:1)</td><td>Released: Rlsd by</td><td>Revision: 0.0.2</td><td>Date: 2026-10-01</td></tr><tr><td>File Name: ktest.kicad_pcb</td><td>Maturity: Concept</td><td>Size: A4</td><td>Sheet: 14 of 14</td></tr></table>					Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4		Board Name: Board name example	Reviewed: Rvd by	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14
	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4																		
	Board Name: Board name example	Reviewed: Rvd by																			
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01																	
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14																	

B.Silkscreen (scale 1:1)

 ChurrasCod Electronics	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14

						B.Silkscreen (scale 1:1)
A						
B						
C						
D						

ChurrasCod
Electronics

Project Name:	Drawn:		Notes: c1 c2 c3 c4	
Board Name:	Reviewed:			
Sheet Title:	Released:	Revision:	Date:	
File Name:	Maturity:	Size:	Sheet:	
ktest.kicad_pcb	Concept	A4	14 of 14	

[illegible]

B.Silkscreen (scale 1:1)

The figure shows a PCB layout template. At the top right, there is a title "B.Silkscreen (scale 1:1)". Below it is a large white rectangle representing the board area. In the bottom left corner, there is a logo for "ChurrasCod Electronics" featuring a blue fish with circuit traces. To the right of the logo is a metadata table.

	Project Name: Project name example	Drawn: Drw by	Notes: c1 c2 c3 c4	
	Board Name: Board name example	Reviewed: Rvd by		
	Sheet Title: B.Silkscreen (scale 1:1)	Released: Rlsd by	Revision: 0.0.2	Date: 2026-10-01
	File Name: ktest.kicad_pcb	Maturity: Concept	Size: A4	Sheet: 14 of 14