



PROJNAME fabrication drawing

Top view



Bottom view



PROJNAME		Sheet: Bare board overview	
		File: ktest.kicad_pcb	
Notes c1 c2 c3 c4		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 1/14

Fabrication requirements

Fabrication requirements

IPC

In case of divergences, dimensions from Gerber files take precedence

Surface finish: Lead-free HASL,

Copper thickness: minimum x um external layer, minimum x internal layer, per IPC xxx

vias to be left untented / tented / filled and capped

process must be RoHS compliant

flammability rating shall meet as a minimum ul94v-0

tg170 or better

tolerance xxx or as per ipc

Board build up

	Material	Layer	Thickness	Dielectric	Type
		F.Paste			Paste Mask
		F.Silkscreen			Legend
		F.Mask	0.01mm		Solder Mask
	Copper	F.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	In1.Cu	0.035mm (1.00oz)		Signal
	Core		1.24mm	FR4	Dielectric
	Copper	In2.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	B.Cu	0.035mm (1.00oz)		Signal
		B.Mask	0.01mm		Solder Mask
		B.Silkscreen			Legend
		B.Paste			Paste Mask

Total thickness: 1.6mm



PROJNAME

Notes

c1
c2
c3
c4

Sheet: Fabrication requirements

File: ktest.kicad_pcb

Rev: 0.0.2
Mat: Concept
Date: 06/10/2026

Dwg: NA


Generated with KiCad

Drwn: FLR
Rev'd: FLR
Rls'd: FLR

Size: A4

Page: 2/14

Top fabrication (scale 1:1)



PROJNAME

Notes

c1
c2
c3
c4

Sheet: Top fabrication (scale 1:1)


File: ktest.kicad_pcb

Rev: 0.0.2
Mat: Concept
Date: 06/10/2026

Dwg: NA
Generated with KiCad


Drwn: FLR
Rev'd: FLR
Rls'd: FLR
Size: A4
Page: 3/14

Bottom fabrication (scale 1:1)



PROJNAME		Sheet: Bottom fabrication (scale 1:1)	
		File: ktest.kicad_pcb	
Notes c1 c2 c3 c4		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 4/14

Drill drawing — L1 - L4 (scale 1:1)




Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	5	0.30mm	PTH	Round	F.Cu - B.Cu
○	4	0.90mm	PTH	Round	F.Cu - B.Cu
+	3	1.00mm	PTH	Round	F.Cu - B.Cu
□	8	1.20mm	PTH	Round	F.Cu - B.Cu
Total 20					



PROJNAME		Sheet: Drill drawing — L1 - L4 (scale 1:1)	
		File: ktest.kicad_pcb	
Notes c1 c2 c3 c4		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 5/14

Drill drawing — L1 - L4 (scale 1:1)




Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	1	2.70mm	NPTH	Round	F.Cu – B.Cu
○	2	3.20mm	NPTH	Round	F.Cu – B.Cu
	Total 3				





PROJNAME		Sheet: Drill drawing — L1 - L4 (scale 1:1)	
		File: ktest.kicad_pcb	
Notes c1 c2 c3 c4		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 6/14

F.Cu (scale 1:1)




PROJNAME	Sheet: F.Cu (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 06/10/2026	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 7/14






PROJNAME		Sheet: In2.Cu (scale 1:1)	
Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 9/14

B.Cu (scale 1:1)




	PROJNAME		Sheet: B.Cu (scale 1:1)	
	Notes		File: ktest.kicad_pcb	
	c1		Rev: 0.0.2	Drwn: FLR
	c2		Mat: Concept	Rev'd: FLR
	c3		Date: 06/10/2026	RLs'd: FLR
c4		Dwg: NA	Size: A4	
Generated with KiCad			Page: 10/14	

F.Mask (scale 1:1)




PROJNAME		Sheet: F.Mask (scale 1:1)	
Notes		File: ktest.kicad_pcb	
		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	RLs'd: FLR
		Dwg: NA	Size: A4
c1		Generated with KiCad	
c2		Page: 11/14	
c3			
c4			

B.Mask (scale 1:1)



PROJNAME	Sheet: B.Mask (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 06/10/2026	RLs'd: FLR
Notes	Dwg: NA	Size: A4
c1	Generated with KiCad	
c2	Page: 12/14	
c3		
c4		

F.Silkscreen (scale 1:1)



	PROJNAME		Sheet: F.Silkscreen (scale 1:1)	
	Notes		File: ktest.kicad_pcb	
	c1		Rev: 0.0.2	Drwn: FLR
	c2		Mat: Concept	Rev'd: FLR
	c3		Date: 06/10/2026	RLs'd: FLR
c4		Dwg: NA	Size: A4	
Generated with KiCad			Page: 13/14	

B.Silkscreen (scale 1:1)

The image shows a PCB silkscreen layout. It features a rectangular board with several components labeled: R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100. The components are arranged in a grid pattern. The board is labeled with 'R1' through 'R100'.

	PROJNAME	Sheet: B.Silkscreen (scale 1:1)	
	Notes c1 c2 c3 c4	Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 06/10/2026	Rls'd: FLR
	Dwg: NA	Size: A4	
	Generated with KiCad	Page: 14/14	