


PROJNAME fabrication drawing

Top view



Bottom view



ERC FAILURE

CHECK FAILED — SEE ERC / DRC REPORTS

	PROJNAME		Sheet: Bare board overview	
	Notes		File: ktest.kicad_pcb	
	c1	Rev: 0.0.2	Drwn: FLR	D
	c2	Mat: Concept	Rev'd: FLR	
	c3	Date: 2026-10-01	RLs'd: FLR	
	c4	Dwg: NA	Size: A4	
Generated with KiCad			Page: 1/14	

Fabrication requirements

Fabrication requirements

IPC

In case of divergences, dimensions from Gerber files take precedence

Surface finish: Lead-free HASL

Copper thickness: minimum x um external layer, minimum x internal layer, per IPC xxx

vias to be left untented / tented / filled and capped

process must be RoHS compliant

flammability rating shall meet as a minimum ul94v-0

tg170 or better

tolerance xxx or as per ipc

Board build up

	Material	Layer	Thickness	Dielectric	Type
		F.Paste			Paste Mask
		F.Silkscreen			Legend
		F.Mask	0.01mm		Solder Mask
	Copper	F.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	In1.Cu	0.035mm (1.00oz)		Signal
	Core		1.24mm	FR4	Dielectric
	Copper	In2.Cu	0.035mm (1.00oz)		Signal
	Prepreg		0.1mm	FR4	Dielectric
	Copper	B.Cu	0.035mm (1.00oz)		Signal
		B.Mask	0.01mm		Solder Mask
		B.Silkscreen			Legend
		B.Paste			Paste Mask

Total thickness: 1.6mm

ERC FAILURE

CHECK FAILED — SEE ERC / DRC REPORTS



PROJNAME

Notes

c1
c2
c3
c4

Sheet: Fabrication requirements

File: ktest.kicad_pcb

Rev: 0.0.2

Mat: Concept

Date: 2026-10-01

Dwg: NA

Generated with KiCad

Drwn: FLR


Rev'd: FLR

RLs'd: FLR

Size: A4

Page: 2/14

Top fabrication (scale 1:1)



CHECK FAILED — SEE ERC / DRC REPORTS

	PROJNAME		Sheet: Top fabrication (scale 1:1)	
	Notes		File: ktest.kicad_pcb	
	c1		Rev: 0.0.2	Drwn: FLR
	c2		Mat: Concept	Rev'd: FLR
	c3		Date: 2026-10-01	RLs'd: FLR
c4		Dwg: NA	Size: A4	
Generated with KiCad			Page: 3/14	

Bottom fabrication (scale 1:1)

ERC FAILURE

CHECK FAILED — SEE ERC / DRC REPORTS



PROJNAME		Sheet: Bottom fabrication (scale 1:1)	
Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 2026-10-01	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 4/14

Drill drawing — L1 - L4 (scale 1:1)



Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	5	0.30mm	PTH	Round	F.Cu – B.Cu
○	28	0.80mm	PTH	Round	F.Cu – B.Cu
+	4	0.90mm	PTH	Round	F.Cu – B.Cu
□	3	1.00mm	PTH	Round	F.Cu – B.Cu
◇	8	1.20mm	PTH	Round	F.Cu – B.Cu
Total 48					

CHECK FAILED — SEE ERC / DRC REPORTS



PROJNAME		Sheet: Drill drawing — L1 - L4 (scale 1:1)	
		File: ktest.kicad_pcb	
Notes		Rev: 0.0.2	Drwn: FLR
c1		Mat: Concept	Rev'd: FLR
c2		Date: 2026-10-01	RLs'd: FLR
c3		Dwg: NA	Size: A4
c4		Generated with KiCad	Page: 5/14

Drill drawing — L1 - L4 (scale 1:1)




Symbol	Count	Hole Size	Plated	Hole Shape	Drill Layer Pair
×	1	2.70mm	NPTH	Round	F.Cu — B.Cu
○	2	3.20mm	NPTH	Round	F.Cu — B.Cu
	Total 3				

ERC FAILURE

CHECK FAILED — SEE ERC / DRC REPORTS



PROJNAME		Sheet: Drill drawing — L1 - L4 (scale 1:1)	
Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 2026-10-01	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 6/14



ERC FAILURE

CHECK FAILED — SEE ERC / DRC REPORTS




PROJNAME	Sheet: F.Cu (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 2026-10-01	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 7/14



CHECK FAILED — SEE ERC / DRC REPORTS


	PROJNAME		Sheet: In1.Cu (scale 1:1)	
	Notes		File: ktest.kicad_pcb	
	c1		Rev: 0.0.2	Drwn: FLR
	c2		Mat: Concept	Rev'd: FLR
	c3		Date: 2026-10-01	RLs'd: FLR
c4			Dwg: NA	Size: A4
			Generated with KiCad	Page: 8/14



CHECK FAILED — SEE ERC / DRC REPORTS



PROJNAME	Sheet: In2.Cu (scale 1:1)	
	File: ktest.kicad_pcb	
	Rev: 0.0.2	Drwn: FLR
	Mat: Concept	Rev'd: FLR
	Date: 2026-10-01	RLs'd: FLR
Notes	Dwg: NA	Size: A4
	Generated with KiCad	Page: 9/14



CHECK FAILED — SEE ERC / DRC REPORTS

	PROJNAME		Sheet: B,Cu (scale 1:1)	
			File: ktest.kicad_pcb	
	Notes		Rev: 0.0.2	Drwn: FLR
	c1		Mat: Concept	Rev'd: FLR
	c2		Date: 2026-10-01	RLs'd: FLR
	c3		Dwg: NA	Size: A4
	c4		Generated with KiCad	Page: 10/14



CHECK FAILED — SEE ERC / DRC REPORTS

	PROJNAME		Sheet: F.Mask (scale 1:1)	
	Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
			Rev: 0.0.2	Drwn: FLR
			Mat: Concept	Rev'd: FLR
			Date: 2026-10-01	RLs'd: FLR
			Dwg: NA	Size: A4
	Generated with KiCad		Page: 11/14	




CHECK FAILED — SEE ERC / DRC REPORTS



PROJNAME		Sheet: B.Mask (scale 1:1)	
Notes c1 c2 c3 c4		File: ktest.kicad_pcb	
		Rev: 0.0.2	Drwn: FLR
		Mat: Concept	Rev'd: FLR
		Date: 2026-10-01	RLs'd: FLR
		Dwg: NA	Size: A4
		Generated with KiCad	Page: 12/14

yr uyr tf ibh oihbn poiuh



B.Silkscreen (scale 1:1)



ERC FAILURE

CHECK FAILED — SEE ERC / DRC REPORTS



PROJNAME		Sheet: B.Silkscreen (scale 1:1)	
Notes		File: ktest.kicad_pcb	
c1		Rev: 0.0.2	Drwn: FLR
c2		Mat: Concept	Rev'd: FLR
c3		Date: 2026-10-01	RLs'd: FLR
c4		Dwg: NA	Size: A4
		Generated with KiCad	Page: 14/14