

# Computer Organization Lab 4 - Pipelined CPU

教授:蔡文錦

TAs:單宇晟 吳年茵 曾偉杰


# **Objectives**


In this lab, you are going to implement a **Pipelined CPU** with memory unit, which can run **R-type** and **I-type** instructions.

- To realize how to set the control signal in different instruction type.
- To learn how to follow the datapath to form a pipelined CPU

## **Overview**

• Implement the datapath of pipelined CPU as belows





### **Attached Files**

#### TO DO

- Adder.v
- ALU Ctrl.v
- o ALU.v
- Decoder.v
- MUX\_2to1.v
- o Pipe CPU.v
- Shift\_Left\_Two\_32.v
- Sign\_Extend.v

#### DO NOT modify

- Data\_Memory.v
- Instruction\_Memory.v
- Pipe\_Reg.v
- ProgramCounter.v
- Reg\_File.v

- For validation DO NOT modify
  - o testbench.v
- Testcase YOU CAN modify the instructions in it.
  - o \*.txt

## **Instruction Set**

You are going to implement these instructions:

• R-type: add, sub, AND, OR, NOR, slt

• I-type: lw, sw, beq, bne, addi

**Instruction Format:** 

R-type:	ор	rs	rt	rd	shamt	funct
	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
I-type:	ор	rs	rt	constant or address		
	6 bits	5 bits	5 bits			

# **Instruction Set**

R-type						
Function	Op Field	Function Field				
add	000000	100010				
sub	000000	100000				
AND	000000	100101				
OR	000000	100100				
NOR	000000	101010				
slt	000000	100111				

I-type				
Function	Op Field			
addi	001000			
lw	101011			
sw	100011			
beq	000101			
bne	000100			

## Compile & Run

- Compile
  - \$ iverilog -o lab4 testbench.v

- Run
  - \$ ./lab4

#### Wrong results:

#### **Correct results:**

# **Grading Policy**

- There are **3 hidden cases with serial several instructions**, and you will get **33** points for each correct testcase, with **an additional point** for submitting, totally **100** points.
- Any assignment work by fraud will get a zero point!
- No late submission!



## **Submission**

- Please attach student IDs as comments at the top of each TO DO file.
- The files you should hand in include:
  - all \*.v files excluding testbench.v
- Compress all file \*.v into one zip file without any extra folder layer, and make sure
  do not add unnecessary files or folders (like .DS\_Store, \_\_MACOSX).
- Name your zip file as HW4\_{studentID}.zip
  - o e.g.
    - HW4\_123456789.zip
      - {\*.v}
- Wrong format will have 20% penalty!
- Deadline: 2025/5/18 23:55 (No late submission)!

