
### Makefiles

- ➤ Provide a way for <u>separate compilation</u>.
- Describe the <u>dependencies</u> among the project files.
- ➤ The make utility.



# Using makefiles

#### Naming:

- > makefile or Makefile are standard
- > other name can be also used

### Running make

```
make
```

make -f filename - if the name of your file is not "makefile" or "Makefile"

make target\_name - if you want to make a target that is not the first one

## Sample makefile

Makefiles main element is called a *rule*:

```
target : dependencies

TAB commands #shell commands
```

#### **Example:**

```
my_prog : eval.o main.o
  g++ -o my_prog eval.o main.o

eval.o : eval.c eval.h
  g++ -c eval.c
main.o : main.c eval.h
  g++ -c main.c

# -o to specify executable file name
# -c to compile only (no linking)
```

### Variables

The old way (no variables)	A new way (using variables)
	C = g++ OBJS = eval.o main.o HDRS = eval.h
<pre>my_prog : eval.o main.o</pre>	<pre>my_prog : eval.o main.o</pre>

### Defining variables on the command line:

Take precedence over variables defined in the makefile.

make C=cc

## Implicit rules

- ➤ Implicit rules are standard ways for making one type of file from another type.
- There are numerous rules for making an .o file from a .c file, a .p file, etc. make applies the first rule it meets.
- ➤ If you have not defined a rule for a given object file, make will apply an implicit rule for it.

#### Example:

Our makefile		The way make understands it
<pre>my_prog : eval.o main.o   \$(C) -o my_prog \$(OBJS) \$(OBJS) : \$(HEADERS)</pre>	<b>→</b>	<pre>my_prog : eval.o main.o     \$(C) -o my_prog \$(OBJS) \$(OBJS) : \$(HEADERS) eval.o : eval.c     \$(C) -c eval.c main.o : main.c \$(C) -c main.c</pre>

# Defining implicit rules

```
%.o: %.c
  $(C) -c -g $<
C = q++
OBJS = eval.o main.o
HDRS = eval.h
my_prog : eval.o main.o
  $(C) -o my prog $(OBJS)
$(OBJS) : $(HDRS)
```

#### Avoiding implicit rules - empty commands

target: ; #Implicit rules will not apply for this target.

### Automatic variables

Automatic variables are used to refer to specific part of rule components.

```
target : dependencies

TAB commands #shell commands
```

```
eval.o : eval.c eval.h g++ -c eval.c
```

- \$@ The name of the target of the rule (eval.o).
- \$< The name of the first dependency (eval.c).
- \$^ The names of all the dependencies (eval.c eval.h).
- \$? The names of all dependencies that are newer than the target

## make options

### make options:

- -f filename when the makefile name is not standard
- -t (touch) mark the targets as up to date
- -q (question) are the targets up to date, exits with 0 if true
- -n print the commands to execute but do not execute them
- / -t, -q, and -n, cannot be used together /
- -s silent mode
- -k keep going compile all the prerequisites even if not able to link them !!