Title: Contingency Analysis of 16 bus test system using OpenModelica and OpenIPSL

Name of the Contributor: Ajin Raj D

Email Id:ajin.d.raj@gmail.com

Institution: St. Xavier's Catholic College of Engineering

Abstract:

Contingency Analysis refers to the performance of the system when there is any outage of any of the elements in the power system. This project performs N-1 line contingency of one of the line in 16 bus test system. The parameters will be analysed with and without contingency. Simulations will be performed using OpenModelica and OpenIPSL.