```
//example 3.4//
clc
//clears the screen//
clear
//clears all existing variables//
disp('In case of OR gate. Y=A + A'', this will always result in output
as 1.')
```