```
//example 1.13(b)//
clc
//clears the screen//
clear
//clears already existing variables//
disp('If we connect one input of EX-NOR gate to 1 permanently, we observe that Y=A*1+A''*1''')
disp('thus, Y=A')
```