

```
//example 3.10//
clc
//refreshes all variables//
clear
//clears the screen//
disp('The output will always be at logic 1 level as two of the inputs of
the logic gate, which is a NAND are permanently tied to logic 0.')
//result//
```