

Xilinx Vivado 2018.2 Design Tool Guide (Synthesis, Implementation & Programming FPGA)

Logic and Digital System Design – CS 303


Sabanci University
Fall 2021

Synthesis, Implementation & Programming FPGA

- This guide shows you how to perform synthesis/implementation operations for your design and read the synthesis/implementation reports.
- It shows how to generate a bit file to program FPGA.


Nexys A7 – 100T FPGA Board

- You will use Nexys A7 – 100T FPGA board to implement your design.
 - It will be distributed in the lab sessions and will be taken back after you demonstrate your work on it.




Nexys A7 – 100T FPGA Board

- 16 Switches and 16 LEDs
- Physical pins for switches: J15, L16 etc.
- Physical pins for LEDs: H17, K15 etc.
- Pins represent the components on the FPGA.
- J15 => Switch 0
- H17 => LED 0




Nexys A7 – 100T FPGA Board

- Switches can be used for driving input values.
- LEDs can be used for observing output values.




Synthesis

- When programming an FPGA through software such as Xilinx's Vivado, you need to inform the software what physical pins on the FPGA that you plan on using or connecting to in relation to the HDL code that you wrote to describe the behavior of the FPGA.




Synthesis

- You need to create a constraint file.
- Click on **Add Source** button
- Choose **Add or create constraints**
- Click on **Next** button




Synthesis

- Click on **Create File**
- Give **a name to constraint file**
- Click on **OK**
- Click on ***Finish*** button




Synthesis

- Double click on your constraint file
- The editor will open it



Synthesis

- You need to specify the pins you want to use.
- J15 => Switch 0 => Input A
- L16 => Switch 1 => Input B
- H17 => LED 0 => Output C
- PACKAGE_PIN refers to the physical pin on the FPGA.
- IOSTANDARD LVCMOS33 refers to the voltage standard for I/O ports.




```
Project Summary  x xor_gate.v  x cons.xdc *
C:/Users/Kemal/lab0/lab0.srcs/constrs_1/new/cons.xdc

Q | < | <- | > | >- | X | D | F | X | // | E | ? |

1 #SW0
2 set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { A }];
3 #SW1
4 set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { B }];
5 #LED0
6 set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { C }];
7
8
```

Synthesis

- You need to specify the input and output signals of your design.
- I/O names should match with your signal names.
- For example: If you use an input signal D, you need to specify it here and refer it to a physical pin.
- You need to change only the name of physical pins and the name of I/O signals.
- This example has 2 input and 1 output signals. You might have different number of them. In that case, you need to specify all of them as shown in this example.



```
Project Summary x xor_gate.v x cons.xdc *
C:/Users/Kemal/lab0/lab0.srcs/constrs_1/new/cons.xdc

Q | F | ← | → | X | ⌂ | ⌃ | // | ⌚ | ? |


1 #SW0
2 set_property -dict { PACKAGE_PIN J15 } IOSTANDARD LVCMOS33 } [get_ports { A }];
3 #SW1
4 set_property -dict { PACKAGE_PIN L16 } IOSTANDARD LVCMOS33 } [get_ports { B }];
5 #LEDO
6 set_property -dict { PACKAGE_PIN H17 } IOSTANDARD LVCMOS33 } [get_ports { C }];
7
8
```

Constraint File

```
#SW0
set_property -dict { PACKAGE_PIN J15  IOSTANDARD LVCMOS33 }
[get_ports { A }];
#SW1
set_property -dict { PACKAGE_PIN L16  IOSTANDARD LVCMOS33 }
[get_ports { B }];
#LED0
set_property -dict { PACKAGE_PIN H17  IOSTANDARD LVCMOS33 }
[get_ports { C }];
```



Nexys A7 – 100T FPGA Board

- The board comes with a USB connector. Connect the board to your computer by using USB cable. Connection port is shown in the red box.
- After connection, you need power on the board as shown in the box.




Synthesis

- Save your constraint file.
- Click on **Run Synthesis**
- You can choose the **number of jobs**. The higher number results in faster synthesis time. It is limited to the number of threads that your CPU has.
- Click on **OK** button




Synthesis

- Synthesis starts running.
- After it finishes, a window opens.
- Click on View Reports.
- Click on *OK* button



Synthesis

- Go to Project Summary



Synthesis

- Project Summary shows the utilization rates for the FPGA
- Click on Table to see how much resources your design uses after synthesis.



The screenshot shows the Vivado Project Summary dashboard for a project named 'lab0'. The 'Synthesis' section indicates a 'Complete' status with one warning. The 'Implementation' section shows 'Not started' status. A red box highlights the 'Utilization' graph, which shows estimated utilization of 1% for LUT and IO resources. Below the graph is a table showing detailed utilization data.

Resource	Estimation	Available	Utilization %
LUT	1	63400	0.01
IO	3	210	1.43

Utilization		Post-Synthesis Post-Implementation	
		Graph	Table
Resource	Estimation	Available	Utilization %
LUT	1	63400	0.01
IO	3	210	1.43


Implementation

- Click on Run Implementation
- You can choose the number of jobs. The higher number results in faster implementation time. It is limited to the number of threads that your CPU has.
- Click on OK button



Implementation

- Implementation starts running.
- After it finishes, a window opens.
- Click on View Reports.
- Click on *OK* button





Implementation

- Go to Project Summary
- Utilization table now shows the post-implementation values.

Utilization		Post-Synthesis	Post-Implementation
Resource	Utilization	Available	Utilization %
LUT	1	63400	0.01
IO	3	210	1.43


Generate a bit file

- Click on **Generate Bitstream**
- You can choose the **number of jobs**. The higher number results in faster generation time. It is limited to the number of threads that your CPU has.
- Click on **OK** button




Generate a bit file

- Bitstream is generating.
- After it finishes, a window opens.
- Click on Open Hardware Manager.
- Click on *OK* button




Program the FPGA

- Click on Open Target
- Click on Auto Connect




Program the FPGA

- Vivado should find the connected FPGA to your computer.




Program the FPGA

- Click on Program device.
- Generated bitstream file is chosen as default.
- Click on Program.




Program the FPGA

- Your design is realized on the FPGA.
- Check **DONE LED** on the board.




Using the FPGA

- You need to check your design on the FPGA by using switches.
- Observe the output LEDs.
- This sample design realizes XOR gate.
- The truth table of XOR gate is shown.






Using the FPGA

- Observe that when both switches(inputs A&B) are in **Logic-0 position**, **LED 0** does not turn on.
- $A, B \Rightarrow 0$, Output $\Rightarrow 0$ (refer to the truth table of XOR gate)



Using the FPGA

- A=>1, B=>0, Output => 1
- A=>0, B=>1, Output => 1
- A=>1, B=>1, Output => 0



- You need to observe the expected behavior of your design on the FPGA.
- It should be convenient with the simulation result of your design.
- The truth table of your design should match with the behavior of your design on the FPGA.