

HDD, USB: 2.2A trip, 1.1A Hold  
PS/2, Game ports: 750mA trip, 350mA Hold

This work is licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nc/4.0/>.

Author: K. C. Lee  
"This work" = Schematic and hardware design

PCB artwork: (C) 2014 Copyright All Reserved

<http://circuitcalculator.com/wordpress/2006/01/31/pcb-trace-width-calculator/>

1 oz copper, 10C Rise, external layer:  
8 mil: 0.0631 ohms/in. 0.753A drop: 47.5mV/in  
12 mil: 0.0421 ohms/in. 1.010A drop: 42.5mV/in  
16 mil: 0.0316 ohms/in. 1.243A drop: 39.3mV/in  
20 mil: 0.0252 ohms/in. 1.465A drop: 36.9mV/in  
24 mil: 0.0210 ohms/in. 1.670A drop: 35.1mV/in  
32 mil: 0.0157 ohms/in. 2.060A drop: 32.4mV/in

M3 Screws, standoff etc



PCB Origin at lower left corner [mil]

Power and Misc

TITLE: FPGA Computer Rev15 Rel 0

Document Number:


REV:

Date: 22/07/2014 7:06:07 PM

Sheet: 1/6








Doc K20PB states K22 doesn't have any 5V tolerant I/O.  
Clamped signals to 3V zener as 3V3\_ARM doesn't have much load.  
PWR\_EN is active high because chip is not 5V tolerant

This work is licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nc/4.0/>.

Author: K. C. Lee  
"This work" = Schematic and hardware design

PCB artwork: (C) 2014 Copyright All Reserved

ARM Microcontroller	
TITLE: FPGA Computer Rev15 Rel 0	
Document Number:	REV:
Date: 22/07/2014 7:06:07 PM	Sheet: 4/6




This work is licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nc/4.0/>.

Author: K. C. Lee  
"This work" = Schematic and hardware design

PCB artwork: (C) 2014 Copyright All Reserved

FPGA - part 1 of 2	
TITLE: FPGA Computer Rev15 Rel 0	
Document Number:	REV:
Date: 22/07/2014 7:06:07 PM	Sheet: 5/6





Drop-in replacement triple video buffers:  
TI: TSH7314 - 8.5MHz BW onchip 5th order filter - SDTV  
TI: TSH7316 - 36MHz BW onchip 5th order filter - HDTV  
ST: TSH344 - 340MHz BW

A1200 uses passive LC filter: 200R Ferrite, 47pF

$3V \times 75 / (249+75) = 0.694V$   
Thevenin resistance of R2R = R = 249R  
Compensate for OCT Driver resistance ->  
 $2R = 498R - 56R = 442R$

Initial OCT is spec as +/- 10% and ~ 0.264%/C.  
At T0+30C, +17.92%  
Worse case overall error is ~ 2.7%

Since the output is buffered, this error can be reduce by using higher values for R2R.

This work is licensed under the Creative Commons Attribution-NonCommercial 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nc/4.0/>.

Author: K. C. Lee  
"This work" = Schematic and hardware design

PCB artwork: (C) 2014 Copyright All Reserved

FPGA part 2 of 2	
TITLE: FPGA Computer Rev15 Rel 0	
Document Number:	REV:
Date: 22/07/2014 7:06:07 PM	Sheet: 6/6