

Power-on / button
reset_sync
Domain logic
arst_n falls
srst_n falls (no clock needed)
arst_n rises
STAGES clock edges
srst_n rises (clock aligned)
Power-on / button
reset_sync
Domain logic