
async_fifo
adc_clk
adc_data
adc_rst
enable
rst_n
clk
sample_ready
sample_valid
sample_data
overflow
1
0
0
1
$sdff
$adff
$sdffe
$adffe
$reduce_bool
CLK
D
Q
SRST
ARST
EN
A
Y