Traffic Light Controller

Release 1.0.0

HDL Team

Oct 27, 2026

Design

1 Traffic Light Controller — Overview **1**
- 1.1 Instantiation Tree . . . 1
- 1.2 Modules . . . 2

2 top **3**
- 2.1 top — Entity . . . 3
  - 2.1.1 Annotated Source . . . 3
- 2.2 top — Block Diagram . . . 5
  - 2.2.1 Ports . . . 6
  - 2.2.2 Signals . . . 6
- 2.3 top — State Machine . . . 7
- 2.4 top — Timing Diagrams . . . 7
- 2.5 top — Clock Domain Analysis . . . 7
- 2.6 top — Reset Domain Analysis . . . 7
- 2.7 Submodules . . . 7
  - 2.7.1 blinky . . . 7
    - 2.7.1.1 blinky — Entity . . . 7
    - 2.7.1.2 blinky — Block Diagram . . . 11
    - 2.7.1.3 blinky State Machine . . . 13
    - 2.7.1.4 blinky — Timing Diagrams . . . 13
    - 2.7.1.5 Processes . . . 14
    - 2.7.1.6 blinky — Clock Domain Analysis . . . 17
    - 2.7.1.7 blinky — Reset Domain Analysis . . . 17
  - 2.7.2 cfg_sync . . . 18
    - 2.7.2.1 cfg_sync — Entity . . . 18
    - 2.7.2.2 cfg_sync — Block Diagram . . . 20
    - 2.7.2.3 cfg_sync — State Machine . . . 24
    - 2.7.2.4 cfg_sync — Timing Diagrams . . . 24
    - 2.7.2.5 Processes . . . 24
    - 2.7.2.6 cfg_sync — Clock Domain Analysis . . . 26
    - 2.7.2.7 cfg_sync — Reset Domain Analysis . . . 27
    - 2.7.2.8 cfg_sync — Register Map . . . 28
  - 2.7.3 pwm_controller . . . 29
    - 2.7.3.1 pwm_controller — Entity . . . 29
    - 2.7.3.2 pwm_controller — Block Diagram . . . 32
    - 2.7.3.3 pwm_controller State Machine . . . 35
    - 2.7.3.4 pwm_controller — Timing Diagrams . . . 35
    - 2.7.3.5 Processes . . . 36
    - 2.7.3.6 pwm_controller — Clock Domain Analysis . . . 39
    - 2.7.3.7 pwm_controller — Reset Domain Analysis . . . 39
  - 2.7.4 traffic_light . . . 39
    - 2.7.4.1 traffic_light — Entity . . . 39

2.7.4.2 traffic_light — Block Diagram 44
2.7.4.3 traffic_light State Machine 47
2.7.4.4 traffic_light — Timing Diagrams 47
2.7.4.5 Processes 48
2.7.4.6 traffic_light — Clock Domain Analysis 52
2.7.4.7 traffic_light — Reset Domain Analysis 52

3 Register Maps **55**

4 Indices **57**


Chapter 1

Traffic Light Controller — Overview

This project contains 5 VHDL/SV modules.

Top-level module: *top*

1.1 Instantiation Tree



1.2 Modules

Module	Source File	Description	Instantiated by	Instantiates
blinky	`blinky.vhd`	Blinky LED controller. Implements a 3-state FSM that drives an LED through a repeating	`top`	—
top	`top.vhd`	top entity.	*(top)*	`blinky`, `cfg_sync`, `pwm_controller`, `traffic_light`
cfg_sync	`cfg_sync.vhd`	cfg_sync entity.	`top`	—
pwm_con	`pwm_contrc sv`	PWM controller module. Generates a variable duty-cycle PWM signal using a 3-state FSM:	`top`	—
traffic_light	`traffic_li vhd`	Traffic light controller. Implements a standard UK traffic light sequencer with four states:	`top`	—

Chapter 2

top

2.1 top — Entity

Source file: `src/top.vhd`.

ENTITY **top** IS

Generics

Generic	Type	Default	Description

Ports

Port	Type	Mode	Description
clk	std_logic	in	System clock 50 MHz.
rst	std_logic	in	Synchronous active-high reset (sys_clk domain).
cfg_clk	std_logic	in	Config bus clock (slow, e.g. 10 MHz from external MCU).
cfg_rst	std_logic	in	Synchronous active-high reset (cfg_clk domain).
mode_sel	std_logic	in	Config inputs (cfg_clk domain).
duty_cycle	std_logic_vector(7 downto 0)	in	
red_out	std_logic	out	Traffic light outputs.
amber_out	std_logic	out	
green_out	std_logic	out	
led_on	std_logic	out	Blinky LED outputs.
led_fade	std_logic	out	
led_off	std_logic	out	
pwm_out	std_logic	out	PWM output for LED fading (shared).

2.1.1 Annotated Source

Listing 1: src/top.vhd

```vhdl
-- Top-level integration module.
--
-- Instantiates the traffic_light controller, blinky LED module, PWM
-- controller, and cfg_sync. Runtime configuration (blinky enable and PWM
-- duty cycle) arrives on a slow config bus clock and is synchronised into
-- the main 50 MHz domain by cfg_sync.
library ieee;
use ieee.std_logic_1164.all;

entity top is
    port (
        -- System clock 50 MHz.
        clk          : in  std_logic;
        -- Synchronous active-high reset (sys_clk domain).
        rst          : in  std_logic;
        -- Config bus clock (slow, e.g. 10 MHz from external MCU).
        cfg_clk      : in  std_logic;
        -- Synchronous active-high reset (cfg_clk domain).
        cfg_rst      : in  std_logic;
        -- Config inputs (cfg_clk domain).
        mode_sel     : in  std_logic;
        duty_cycle   : in  std_logic_vector(7 downto 0);
        -- Traffic light outputs.
        red_out      : out std_logic;
        amber_out    : out std_logic;
        green_out    : out std_logic;
        -- Blinky LED outputs.
        led_on       : out std_logic;
        led_fade     : out std_logic;
        led_off      : out std_logic;
        -- PWM output for LED fading (shared).
        pwm_out      : out std_logic
    );
end entity top;

architecture rtl of top is

    signal timer_exp   : std_logic;
    signal blinky_en   : std_logic;
    signal pwm_duty    : std_logic_vector(7 downto 0);
    signal period_done : std_logic;

begin

    -- u_cfg_sync: Synchronise config bus inputs into the system clock domain.
    u_cfg_sync : entity work.cfg_sync
        port map (
            sys_clk    => clk,
            sys_rst    => rst,
            cfg_clk    => cfg_clk,
            cfg_rst    => cfg_rst,
```

(continues on next page)

(continued from previous page)

```
            mode_sel   => mode_sel,
            duty_cycle => duty_cycle,
            blinky_en  => blinky_en,
            pwm_duty   => pwm_duty
        );

    -- u_traffic_light: Traffic light FSM instance.
    u_traffic_light : entity work.traffic_light
        port map (
            clk       => clk,
            rst       => rst,
            timer_exp => timer_exp,
            red_out   => red_out,
            amber_out => amber_out,
            green_out => green_out
        );


    -- u_blinky: Blinky LED FSM instance.
    u_blinky : entity work.blinky
        port map (
            clk       => clk,
            rst       => rst,
            en        => blinky_en,
            timer_exp => timer_exp,
            led_on    => led_on,
            led_fade  => led_fade,
            led_off   => led_off
        );

    -- u_pwm: PWM controller shared between traffic light and blinky fade.
    u_pwm : entity work.pwm_controller
        port map (
            clk         => clk,
            rst         => rst,
            en          => blinky_en,
            duty_i      => pwm_duty,
            pwm_o       => pwm_out,
            period_done => period_done
        );

end architecture rtl;
```

2.2 top — Block Diagram

Auto-extracted from `top.vhd`.



2.2.1 Ports

Port	Direction	Type	Description
clk	in	std_logic	System clock 50 MHz.
rst	in	std_logic	Synchronous active-high reset (sys_clk domain).
cfg_clk	in	std_logic	Config bus clock (slow, e.g. 10 MHz from external MCU).
cfg_rst	in	std_logic	Synchronous active-high reset (cfg_clk domain).
mode_sel	in	std_logic	Config inputs (cfg_clk domain).
duty_cycle	in	std_logic_vector(7 downto 0)	—
red_out	out	std_logic	Traffic light outputs.
amber_out	out	std_logic	—
green_out	out	std_logic	—
led_on	out	std_logic	Blinky LED outputs.
led_fade	out	std_logic	—
led_off	out	std_logic	—
pwm_out	out	std_logic	PWM output for LED fading (shared).

2.2.2 Signals

Signal	Type	Description
timer_exp	std_logic	—
blinky_en	std_logic	—
pwm_duty	std_logic_vector(7 downto 0)	—
period_done	std_logic	—

2.3 top — State Machine

No FSM detected in `top.vhd`.

This module is either a structural wrapper (no combinational state logic) or uses a coding style not yet supported by the FSM extractor.

2.4 top — Timing Diagrams

All timing diagrams extracted from `top.vhd`. Diagrams are sourced from `.. wavedrom::` blocks in the VHDL source comments above each process.

No wavedrom diagrams found in process comments.

Add `.. wavedrom::` blocks in the VHDL source above each process to have them appear here automatically.

2.5 top — Clock Domain Analysis

Auto-extracted from `top.vhd`.

Note

No clocked processes detected. This module appears to be purely combinational.

2.6 top — Reset Domain Analysis

Auto-extracted from `top.vhd`.

Note

No clocked processes detected. This module appears to be purely combinational.

2.7 Submodules

2.7.1 blinky

2.7.1.1 blinky — Entity

Source file: `src/blinky.vhd`.

ENTITY **`blinky`** IS

Blinky LED controller.

Implements a 3-state FSM that drives an LED through a repeating ON -> FADE -> OFF sequence. Each state is held for a configurable number of clock cycles determined by an external timer pulse.

State sequence: ON -> FADE -> OFF -> ON -> ... **`Generics`**

Generic	Type	Default	Description

`Ports`

Port	Type	Mode	Description
clk	std_logic	in	System clock, rising-edge triggered.
rst	std_logic	in	Synchronous active-high reset. Returns FSM to OFF state.
en	std_logic	in	Enable signal. FSM only advances when en is asserted.
timer_exp	std_logic	in	Phase timer expiry pulse. Must be high for exactly one cycle.
led_on	std_logic	out	LED full-brightness drive.
led_fade	std_logic	out	LED half-brightness PWM drive (fade effect).
led_off	std_logic	out	LED off indicator (all drives deasserted).

Annotated Source

Listing 2: src/blinky.vhd

```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

-- Blinky LED controller.
--
-- Implements a 3-state FSM that drives an LED through a repeating
-- ON -> FADE -> OFF sequence. Each state is held for a configurable
-- number of clock cycles determined by an external timer pulse.
--
-- State sequence: ON -> FADE -> OFF -> ON -> ...
entity blinky is
    port (
        -- System clock, rising-edge triggered.
        clk       : in  std_logic;
        -- Synchronous active-high reset. Returns FSM to OFF state.
        rst       : in  std_logic;
        -- Enable signal. FSM only advances when en is asserted.
        en        : in  std_logic;
        -- Phase timer expiry pulse. Must be high for exactly one cycle.
        timer_exp : in  std_logic;
        -- LED full-brightness drive.
        led_on    : out std_logic;
        -- LED half-brightness PWM drive (fade effect).
        led_fade  : out std_logic;
        -- LED off indicator (all drives deasserted).
        led_off   : out std_logic
    );
end entity blinky;

-- RTL implementation using a 3-process Moore FSM style.
architecture rtl of blinky is

    -- FSM state type encoding the three LED phases.
    type t_state is (
        -- LED fully illuminated.
        ON_STATE,
        -- LED dimming via PWM (fade transition).
```

(continues on next page)

(continued from previous page)

```
        FADE_STATE,
        -- LED completely off.
        OFF_STATE
    );

    -- Current state register, initialised to OFF at power-on.
    signal state      : t_state := OFF_STATE;
    -- Next state combinational signal.
    signal next_state : t_state;

begin

    -- p_state_reg: Clocked state register.
    --
    -- Captures next_state on each rising edge of clk.
    -- Synchronous reset drives state back to OFF_STATE.
    --
    -- .. wavedrom::
    --
    --    { "signal": [
    --      { "name": "clk",       "wave": "P......." },
    --      { "name": "rst",       "wave": "1.0....." },
    --      { "name": "en",        "wave": "0......." },
    --      { "name": "state",     "wave": "=.=.....", "data": ["(any)","OFF"] },
    --      { "name": "led_on",    "wave": "x.0....." },
    --      { "name": "led_fade",  "wave": "x.0....." },
    --      { "name": "led_off",   "wave": "x.1....." }
    --    ]}
    p_state_reg : process(clk)
    begin
        if rising_edge(clk) then
            if rst = '1' then
                state <= OFF_STATE;
            else
                state <= next_state;
            end if;
        end if;
    end process p_state_reg;

    -- p_next_state: Combinational next-state logic.
    --
    -- FSM only advances when both en and timer_exp are asserted.
    -- If en is deasserted the state holds regardless of timer_exp.
    --
    -- Transitions:
    --   OFF_STATE  + en + timer_exp -> ON_STATE
    --   ON_STATE   + en + timer_exp -> FADE_STATE
    --   FADE_STATE + en + timer_exp -> OFF_STATE
    --
    -- .. wavedrom::
    --
    --    { "signal": [
```

(continues on next page)

(continued from previous page)

```
    --      { "name": "clk",       "wave": "P............." },
    --      { "name": "en",        "wave": "01..........0" },
    --      { "name": "timer_exp", "wave": "0..1..1..1..0." },
    --      { "name": "state",     "wave": "=..=..=..=..=.",
    --        "data": ["OFF","ON","FADE","OFF","OFF"] },
    --      { "name": "led_on",    "wave": "0..1..0..0..0." },
    --      { "name": "led_fade",  "wave": "0..0..1..0..0." },
    --      { "name": "led_off",   "wave": "1..0..0..1..1." }
    --    ]}
    p_next_state : process(state, en, timer_exp)
    begin
        next_state <= state;

        if en = '1' and timer_exp = '1' then
            case state is
                when OFF_STATE  => next_state <= ON_STATE;
                when ON_STATE   => next_state <= FADE_STATE;
                when FADE_STATE => next_state <= OFF_STATE;
            end case;
        end if;
    end process p_next_state;

    -- p_outputs: Combinational Moore output decode.
    --
    -- Drives LED outputs based solely on current state.
    -- All outputs default to 0 before the case statement to
    -- prevent latches during synthesis.
    --
    -- Output truth table:
    --   OFF_STATE  -> led_on=0 led_fade=0 led_off=1
    --   ON_STATE   -> led_on=1 led_fade=0 led_off=0
    --   FADE_STATE -> led_on=0 led_fade=1 led_off=0
    --
    -- .. wavedrom::
    --
    --    { "signal": [
    --      { "name": "state",    "wave": "=.=.=.=.",
    --        "data": ["OFF","ON","FADE","OFF"] },
    --      { "name": "led_on",   "wave": "0.1.0.0." },
    --      { "name": "led_fade", "wave": "0.0.1.0." },
    --      { "name": "led_off",  "wave": "1.0.0.1." }
    --    ]}
    p_outputs : process(state)
    begin
        led_on   <= '0';
        led_fade <= '0';
        led_off  <= '0';

        case state is
            when OFF_STATE  => led_off  <= '1';
            when ON_STATE   => led_on   <= '1';
            when FADE_STATE => led_fade <= '1';
```


(continues on next page)

(continued from previous page)

```
143         end case;
144     end process p_outputs;
145
146 end architecture rtl;
```

2.7.1.2 blinky — Block Diagram

Auto-extracted from `blinky.vhd`.



Ports


Port	Direction	Type	Description
`clk`	`in`	`std_logic`	System clock, rising-edge triggered.
`rst`	`in`	`std_logic`	Synchronous active-high reset. Returns FSM to OFF state.
`en`	`in`	`std_logic`	Enable signal. FSM only advances when en is asserted.
`timer_exp`	`in`	`std_logic`	Phase timer expiry pulse. Must be high for exactly one cycle.
`led_on`	`out`	`std_logic`	LED full-brightness drive.
`led_fade`	`out`	`std_logic`	LED half-brightness PWM drive (fade effect).
`led_off`	`out`	`std_logic`	LED off indicator (all drives deasserted).

Signals

Signal	Type	Description
`state`	`t_state`	Current state register, initialised to OFF at power-on.
`next_state`	`t_state`	Next state combinational signal.

RTL Detail


Gate-level netlist generated by `yosys` and rendered with `netlistsvg`.


led_off
led_on
led_fade
0x24
0:1
2
0
1
$reduce_or
A
Y
01
10
$sdffe
Q
CLK
D
EN
SRST
clk
rst
timer_exp
en

2.7.1.3 blinky State Machine

Auto-extracted from `blinky.vhd`.

State Transition Diagram



State Output Table

State	led_on	led_fade	led_off
OFF_STATE	0	0	1
ON_STATE	1	0	0
FADE_STATE	0	1	0


Transitions

From	To	Condition
OFF_STATE	ON_STATE	(always)
ON_STATE	FADE_STATE	(always)
FADE_STATE	OFF_STATE	(always)


2.7.1.4 blinky — Timing Diagrams

All timing diagrams extracted from `blinky.vhd`. Diagrams are sourced from `.. wavedrom::` blocks in the VHDL source comments above each process.


P Next State



P Outputs



P State Reg



2.7.1.5 Processes


Auto-extracted from `blinky.vhd`.

p_state_reg

Source file: `blinky.vhd`
Source line: 67
Block type: `process`
Sensitivity list: `clk`

Description

p_state_reg: Clocked state register. Captures next_state on each rising edge of clk. Synchronous reset drives state back to OFF_STATE.



Source

```
p_state_reg : process(clk)
begin
    if rising_edge(clk) then
        if rst = '1' then
            state <= OFF_STATE;
        else
            state <= next_state;
        end if;
    end if;
end process p_state_reg;
```


p_next_state

Source file: `blinky.vhd`
Source line: 100
Block type: `process`
Sensitivity list: `state`, `en`, `timer_exp`

Description

p_next_state: Combinational next-state logic. FSM only advances when both en and timer_exp are asserted. If en is deasserted the state holds regardless of timer_exp. Transitions: .. code-block:: none

    OFF_STATE + en + timer_exp -> ON_STATE ON_STATE + en + timer_exp -> FADE_STATE FADE_STATE + en + timer_exp -> OFF_STATE



Source

```
p_next_state : process(state, en, timer_exp)
begin
    next_state <= state;

    if en = '1' and timer_exp = '1' then
        case state is
            when OFF_STATE  => next_state <= ON_STATE;
            when ON_STATE   => next_state <= FADE_STATE;
            when FADE_STATE => next_state <= OFF_STATE;
        end case;
    end if;
end process p_next_state;
```


p_outputs

Source file: blinky.vhd
Source line: 133
Block type: process
Sensitivity list: state

Description

p_outputs: Combinational Moore output decode. Drives LED outputs based solely on current state. All outputs default to 0 before the case statement to prevent latches during synthesis. Output truth table: .. code-block:: none

OFF_STATE -> led_on=0 led_fade=0 led_off=1 ON_STATE -> led_on=1 led_fade=0 led_off=0
FADE_STATE -> led_on=0 led_fade=1 led_off=0



Source

```
p_outputs : process(state)
begin
    led_on   <= '0';
    led_fade <= '0';
    led_off  <= '0';

    case state is
        when OFF_STATE  => led_off  <= '1';
        when ON_STATE   => led_on   <= '1';
        when FADE_STATE => led_fade <= '1';
    end case;
end process p_outputs;
```

Summary

Block	Type	Sensitivity	Source Line	WaveDrom
p_state_reg	process	clk	67	✓
p_next_state	process	state, en, timer_exp	100	✓
p_outputs	process	state	133	✓

2.7.1.6 blinky — Clock Domain Analysis

Auto-extracted from `blinky.vhd`.

Note

No clock domain crossings detected. All clocked logic uses a single clock domain (`clk`).

Clock Domain

Clock	Clocked Processes
clk	p_state_reg

2.7.1.7 blinky — Reset Domain Analysis

Auto-extracted from `blinky.vhd`.

Note

All clocked processes use a single reset domain (`rst`, sync). No reset domain crossings detected.

Reset Domain

Process	Clock	Reset	Style
p_state_reg	clk	rst	Sync

2.7.2 cfg_sync

2.7.2.1 cfg_sync — Entity

Source file: `src/cfg_sync.vhd`.

ENTITY **cfg_sync** IS

Generics

Generic	Type	Default	Description

Ports

Port	Type	Mode	Description
sys_clk	std_logic	in	System clock domain (50 MHz).
sys_rst	std_logic	in	Synchronous active-high reset (sys_clk domain).
cfg_clk	std_logic	in	Config clock domain (slow bus clock).
cfg_rst	std_logic	in	Synchronous active-high reset (cfg_clk domain).
mode_sel	std_logic	in	Config inputs (cfg_clk domain). Blinky enable: 1 = blinky LED active.
duty_cycle	std_logic_vector(7 downto 0)	in	PWM duty cycle: 0x00 = 0 %, 0xFF = 100 %.
blinky_en	std_logic	out	Outputs (sys_clk domain). Synchronised blinky enable (two-flop).
pwm_duty	std_logic_vector(7 downto 0)	out	PWM duty cycle (unsynchronised crossing).

Annotated Source

Listing 3: src/cfg_sync.vhd

```
-- Configuration synchroniser.
--
-- Receives runtime configuration from a slow config bus clock domain
-- (cfg_clk, e.g. 10 MHz from an external microcontroller) and makes it
-- available in the main system clock domain (sys_clk, 50 MHz).
--
-- mode_sel   crosses via a two-flop synchroniser (safe).
-- duty_cycle crosses as a raw multi-bit bus with no synchronisation
--            (unsafe - included to demonstrate CDC detection; a real
--            design should use a handshake or grey-code scheme here).
library ieee;
use ieee.std_logic_1164.all;

entity cfg_sync is
    port (
        -- System clock domain (50 MHz).
        sys_clk    : in  std_logic;
        -- Synchronous active-high reset (sys_clk domain).
        sys_rst    : in  std_logic;
        -- Config clock domain (slow bus clock).
```

(continues on next page)

(continued from previous page)

```
        cfg_clk    : in  std_logic;
        -- Synchronous active-high reset (cfg_clk domain).
        cfg_rst    : in  std_logic;
        -- Config inputs (cfg_clk domain).
        -- Blinky enable: 1 = blinky LED active.
        mode_sel   : in  std_logic;
        -- PWM duty cycle: 0x00 = 0 %, 0xFF = 100 %.
        duty_cycle : in  std_logic_vector(7 downto 0);
        -- Outputs (sys_clk domain).
        -- Synchronised blinky enable (two-flop).
        blinky_en  : out std_logic;
        -- PWM duty cycle (unsynchronised crossing).
        pwm_duty   : out std_logic_vector(7 downto 0)
    );
end entity cfg_sync;

architecture rtl of cfg_sync is

    -- cfg_clk domain registers
    signal mode_sel_r   : std_logic;
    signal duty_cycle_r : std_logic_vector(7 downto 0);

    -- sys_clk domain: two-flop synchroniser pipeline for mode_sel_r
    signal mode_meta    : std_logic;
    signal mode_sync_r  : std_logic;

begin

    -- p_cfg_reg: Register config inputs in the cfg_clk domain.
    --
    -- Provides a stable registered version of mode_sel and duty_cycle
    -- before they cross into the sys_clk domain.
    p_cfg_reg : process(cfg_clk) is
    begin
        if rising_edge(cfg_clk) then
            if cfg_rst = '1' then
                mode_sel_r   <= '0';
                duty_cycle_r <= (others => '0');
            else
                mode_sel_r   <= mode_sel;
                duty_cycle_r <= duty_cycle;
            end if;
        end if;
    end process p_cfg_reg;

    -- p_mode_sync: Two-flop synchroniser for mode_sel_r (cfg_clk → sys_clk).
    --
    -- mode_sel_r is sampled twice in the sys_clk domain to resolve
    -- metastability before the signal is used by downstream logic.
    --
    -- .. wavedrom::
    --
```

(continues on next page)

(continued from previous page)

```
    --    { "signal": [
    --      { "name": "cfg_clk",    "wave": "p........" },
    --      { "name": "sys_clk",    "wave": "P........" },
    --      { "name": "mode_sel_r", "wave": "0...1...." },
    --      { "name": "mode_meta",  "wave": "0....1..." },
    --      { "name": "mode_sync_r","wave": "0.....1.." }
    --    ]}
    p_mode_sync : process(sys_clk) is
    begin
        if rising_edge(sys_clk) then
            if sys_rst = '1' then
                mode_meta   <= '0';
                mode_sync_r <= '0';
            else
                mode_meta   <= mode_sel_r;
                mode_sync_r <= mode_meta;
            end if;
        end if;
    end process p_mode_sync;


    -- p_duty_capture: Capture duty_cycle_r directly in the sys_clk domain.
    --
    -- WARNING: This is an unsynchronised multi-bit crossing. duty_cycle_r is
    -- driven in the cfg_clk domain and sampled here without a handshake or
    -- grey-code scheme. Glitches are possible if both bits change together
    -- near a sys_clk edge. A proper implementation should use a handshake
    -- protocol or an async FIFO.
    p_duty_capture : process(sys_clk) is
    begin
        if rising_edge(sys_clk) then
            if sys_rst = '1' then
                pwm_duty <= (others => '0');
            else
                pwm_duty <= duty_cycle_r;
            end if;
        end if;
    end process p_duty_capture;

    blinky_en <= mode_sync_r;

end architecture rtl;
```

2.7.2.2 cfg_sync — Block Diagram

Auto-extracted from `cfg_sync.vhd`.



Ports


Port	Direction	Type	Description
sys_clk	in	std_logic	System clock domain (50 MHz).
sys_rst	in	std_logic	Synchronous active-high reset (sys_clk domain).
cfg_clk	in	std_logic	Config clock domain (slow bus clock).
cfg_rst	in	std_logic	Synchronous active-high reset (cfg_clk domain).
mode_sel	in	std_logic	Blinky enable: 1 = blinky LED active.
duty_cycle	in	std_logic_vector(7 downto 0)	PWM duty cycle: 0x00 = 0 %, 0xFF = 100 %.
blinky_en	out	std_logic	Synchronised blinky enable (two-flop).
pwm_duty	out	std_logic_vector(7 downto 0)	PWM duty cycle (unsynchronised crossing).

Signals

Signal	Type	Description
mode_sel_r	std_logic	cfg_clk domain registers
duty_cycle_r	std_logic_vector(7 downto 0)	—
mode_meta	std_logic	sys_clk domain: two-flop synchroniser pipeline for mode_sel_r
mode_sync_r	std_logic	—

RTL Detail

Gate-level netlist generated by `yosys` and rendered with `netlistsvg`.


blinky_en
pwm_duty
$sdff
Q
CLK
D
SRST
sys_clk
sys_rst
duty_cycle
mode_sel
cfg_clk
cfg_rst

2.7.2.3 cfg_sync — State Machine


No FSM detected in `cfg_sync.vhd`.

This module is either a structural wrapper (no combinational state logic) or uses a coding style not yet supported by the FSM extractor.

2.7.2.4 cfg_sync — Timing Diagrams

All timing diagrams extracted from `cfg_sync.vhd`. Diagrams are sourced from `.. wavedrom::` blocks in the VHDL source comments above each process.

P Mode Sync



2.7.2.5 Processes

Auto-extracted from `cfg_sync.vhd`.

p_cfg_reg

Source file: `cfg_sync.vhd`
Source line: 53
Block type: `process`
Sensitivity list: `cfg_clk`

Description

p_cfg_reg: Register config inputs in the cfg_clk domain. Provides a stable registered version of mode_sel and duty_cycle before they cross into the sys_clk domain.

Source

```
p_cfg_reg : process(cfg_clk) is
begin
    if rising_edge(cfg_clk) then
        if cfg_rst = '1' then
            mode_sel_r   <= '0';
            duty_cycle_r <= (others => '0');
        else
            mode_sel_r   <= mode_sel;
            duty_cycle_r <= duty_cycle;
        end if;
```

(continues on next page)

(continued from previous page)


```
    end if;
end process p_cfg_reg;
```

p_mode_sync

Source file: cfg_sync.vhd
Source line: 80
Block type: process
Sensitivity list: sys_clk

Description

p_mode_sync: Two-flop synchroniser for mode_sel_r (cfg_clk → sys_clk). mode_sel_r is sampled twice in the sys_clk domain to resolve metastability before the signal is used by downstream logic.



Source

```
p_mode_sync : process(sys_clk) is
begin
    if rising_edge(sys_clk) then
        if sys_rst = '1' then
            mode_meta   <= '0';
            mode_sync_r <= '0';
        else
            mode_meta   <= mode_sel_r;
            mode_sync_r <= mode_meta;
        end if;
    end if;
end process p_mode_sync;
```

p_duty_capture

Source file: cfg_sync.vhd
Source line: 100
Block type: process
Sensitivity list: sys_clk

Description

p_duty_capture: Capture duty_cycle_r directly in the sys_clk domain. WARNING: This is an unsynchronised multi-bit crossing. duty_cycle_r is driven in the cfg_clk domain and sampled here without a handshake or grey-code scheme. Glitches are possible if both bits change together near a sys_clk edge. A proper implementation should use a handshake protocol or an async FIFO.

Source


```
p_duty_capture : process(sys_clk) is
begin
    if rising_edge(sys_clk) then
        if sys_rst = '1' then
            pwm_duty <= (others => '0');
        else
            pwm_duty <= duty_cycle_r;
        end if;
    end if;
end process p_duty_capture;
```

Summary

Block	Type	Sensitivity	Source Line	WaveDrom
p_cfg_reg	process	cfg_clk	53	—
p_mode_sync	process	sys_clk	80	✓
p_duty_capture	process	sys_clk	100	—

2.7.2.6 cfg_sync — Clock Domain Analysis

Auto-extracted from `cfg_sync.vhd`.



Clock Domains

Clock	Clocked Processes
`cfg_clk`	`p_cfg_reg`
`sys_clk`	`p_mode_sync`, `p_duty_capture`

Warning


The following signal(s) cross clock domains without a detected synchronizer: `duty_cycle_r`.

Signal Crossings

Signal	Source Domain	Destination Domain	Synchronized
`duty_cycle_r`	`cfg_clk`	`sys_clk`	**No**
`mode_sel_r`	`cfg_clk`	`sys_clk`	Yes *(two-flop)*

2.7.2.7 cfg_sync — Reset Domain Analysis

Auto-extracted from `cfg_sync.vhd`.



Reset Domains

Process	Clock	Reset	Style
`p_cfg_reg`	`cfg_clk`	`cfg_rst`	Sync
`p_mode_sync`	`sys_clk`	`sys_rst`	Sync
`p_duty_capture`	`sys_clk`	`sys_rst`	Sync

Warning

The following signals cross between different reset domains. Logic driven under one reset may not be in a consistent state when the other reset releases.

Signal Crossings

Signal	Source Reset	Destination Reset
duty_cycle_r	cfg_rst	sys_rst
mode_sel_r	cfg_rst	sys_rst

2.7.2.8 cfg_sync — Register Map

Register	Offset	Access	Description
ctrl	0x00	r/w	Control register. Written by the config-bus master to configure blinky and PWM behaviour.
pwm	0x04	r/w	PWM duty-cycle register. Controls the PWM output driven by pwm_controller.
status	0x08	r	Read-back register. Reflects the synchronised values visible in the sys_clk domain.

ctrl (0x00)

Field	Type	Default	Description
enable	bit	0	Assert to enable blinky LED output. Deassert to force LED off.
mode_sel	enumeration	blinky	Selects the blinky operating mode synchronised into the sys_clk domain.

Value	Description
blinky	LED blinks at the configured rate.
static	LED driven to a constant on or off state.

pwm (0x04)

Field	Type	Default	Description
duty_cycle	bit_vector(8)	0x00	PWM duty cycle. 0x00 = 0 %, 0xFF = 100 %. Crosses into sys_clk domain (unsynchronised — use a stable write window).

status (0x08)

Field	Type	Default	Description
blinky_en	bit		Synchronised value of ctrl.enable as seen in the sys_clk domain (two-flop output).
pwm_duty	bit_vector(8)		Current pwm_duty value in the sys_clk domain (raw crossing, may be metastable during transitions).

2.7.3 pwm_controller

2.7.3.1 pwm_controller — Entity

Source file: src/pwm_controller.sv.

PWM controller module.

Generates a variable duty-cycle PWM signal using a 3-state FSM: IDLE -> COUNTING -> DONE. The duty cycle is set via the duty_i port. The period is fixed at 256 clock cycles.

Annotated Source

Listing 4: src/pwm_controller.sv

```
// PWM controller module.
//
// Generates a variable duty-cycle PWM signal using a 3-state FSM:
// IDLE -> COUNTING -> DONE. The duty cycle is set via the duty_i port.
// The period is fixed at 256 clock cycles.
module pwm_controller #(
    parameter int WIDTH = 8
)(
    // System clock, rising-edge triggered.
    input  logic             clk,
    // Synchronous active-high reset.
    input  logic             rst,
    // Enable signal. FSM runs when asserted.
    input  logic             en,
    // Duty cycle: 0=0%, 255=100%.
    input  logic [WIDTH-1:0]  duty_i,
    // PWM output signal.
    output logic             pwm_o,
    // Active high when one full PWM period has completed.
    output logic             period_done
);

    // FSM state encoding
    typedef enum logic [1:0] {
        // Waiting for enable.
        IDLE,
        // Counting through the PWM period.
        COUNTING,
        // Period complete, pulse period_done for one cycle.
```

(continues on next page)

(continued from previous page)

```
        DONE
    } t_state;

    t_state state, next_state;

    // Period counter register.
    logic [WIDTH-1:0] count;

    // p_state_reg: Clocked state and counter register.
    //
    // Captures next_state on each rising edge of clk.
    // Synchronous reset drives state to IDLE and clears counter.
    // Counter increments each cycle in COUNTING state.
    //
    // // wavedrom::
    //
    //    { "signal": [
    //      { "name": "clk",   "wave": "P......." },
    //      { "name": "rst",   "wave": "1.0....." },
    //      { "name": "en",    "wave": "0......." },
    //      { "name": "state", "wave": "=.=.....", "data": ["(any)","IDLE"] },
    //      { "name": "pwm_o", "wave": "x.0....." }
    //    ]}
    always_ff @(posedge clk) begin : p_state_reg
        if (rst) begin
            state <= IDLE;
            count <= '0;
        end else begin
            state <= next_state;
            if (state == COUNTING)
                count <= count + 1'b1;
            else
                count <= '0;
        end
    end

    // p_next_state: Combinational next-state logic.
    //
    // FSM advances only when en is asserted.
    // COUNTING state runs for a full 256-cycle period then moves to DONE.
    //
    // Transitions:
    //   IDLE     + en           -> COUNTING
    //   COUNTING + count==255   -> DONE
    //   DONE                    -> IDLE
    //
    // // wavedrom::
    //
    //    { "signal": [
    //      { "name": "clk",         "wave": "P............." },
    //      { "name": "en",          "wave": "01..........0" },
    //      { "name": "state",       "wave": "=.=........=..", "data": ["IDLE","COUNTING
```

(continues on next page)

(continued from previous page)


```
↪","DONE"] },
    //      { "name": "count",       "wave": "=.=........=..", "data": ["0","1..255","0
↪"] },
    //      { "name": "period_done", "wave": "0.........1.0" }
    //    ]}
    always_comb begin : p_next_state
        next_state = state;
        case (state)
            IDLE:     if (en)              next_state = COUNTING;
            COUNTING: if (count == 8'hFF)  next_state = DONE;
            DONE:                          next_state = IDLE;
            default:                       next_state = IDLE;
        endcase
    end

    // p_outputs: Combinational Moore output decode.
    //
    // PWM output is high when counter is below duty_i threshold.
    // period_done pulses for exactly one cycle when state is DONE.
    //
    // Output truth table:
    //   IDLE      -> pwm_o=0 period_done=0
    //   COUNTING -> pwm_o=(count < duty_i) period_done=0
    //   DONE      -> pwm_o=0 period_done=1
    //
    // // wavedrom::
    //
    //    { "signal": [
    //      { "name": "state",       "wave": "=.=.=.",     "data": ["IDLE","COUNTING",
↪"DONE"] },
    //      { "name": "count",       "wave": "=.=.=.",     "data": ["x","0..N","N"] },
    //      { "name": "duty_i",      "wave": "=.....",     "data": ["D"] },
    //      { "name": "pwm_o",       "wave": "0.x.0." },
    //      { "name": "period_done", "wave": "0...01" }
    //    ]}
    always_comb begin : p_outputs
        pwm_o       = 1'b0;
        period_done = 1'b0;
        case (state)
            IDLE:     begin pwm_o = 1'b0;           period_done = 1'b0; end
            COUNTING: begin pwm_o = (count < duty_i); period_done = 1'b0; end
            DONE:     begin pwm_o = 1'b0;           period_done = 1'b1; end
            default:  begin pwm_o = 1'b0;           period_done = 1'b0; end
        endcase
    end

endmodule
```

2.7.3.2 pwm_controller — Block Diagram

Auto-extracted from `pwm_controller.sv`.



Ports

Port	Direction	Type	Description
`clk`	`in`	`logic`	System clock, rising-edge triggered.
`rst`	`in`	`logic`	Synchronous active-high reset.
`en`	`in`	`logic`	Enable signal. FSM runs when asserted.
`duty_i`	`in`	`logic[WIDTH-1:0]`	Duty cycle: 0=0%, 255=100%.
`pwm_o`	`out`	`logic`	PWM output signal.
`period_done`	`out`	`logic`	Active high when one full PWM period has completed.

Parameters


Name	Type	Default	Description
`WIDTH`	`int`	`8`	—

Signals

Signal	Type	Description
`count`	`logic[WIDTH-1:0]`	Period counter register.

RTL Detail


Gate-level netlist generated by `yosys` and rendered with `netlistsvg`.


pwm_o
period_done
duty_i
$dffe
CLK
D
EN
SRST
Q
$reduce_and
A
Y
$ne
B
00
01
23
10
0x11
$adff
clk
$reduce_or
rst
en

2.7.3.3 pwm_controller State Machine

Auto-extracted from `pwm_controller.sv`.

State Transition Diagram



State Output Table

State	pwm_o	period_done
IDLE	0	0
COUNTING	0	0
DONE	0	1


Transitions

From	To	Condition
IDLE	COUNTING	en
COUNTING	DONE	count == 8'hFF
DONE	IDLE	(always)


2.7.3.4 pwm_controller — Timing Diagrams

All timing diagrams extracted from `pwm_controller.sv`. Diagrams are sourced from `.. wavedrom::` blocks in the VHDL source comments above each process.


P Next State



P Outputs



P State Reg



2.7.3.5 Processes


Auto-extracted from `pwm_controller.sv`.

p_state_reg

Source file: `pwm_controller.sv`
Source line: 53
Block type: `always_ff`
Sensitivity list: `posedge clk`

Description

p_state_reg: Clocked state and counter register. Captures next_state on each rising edge of clk. Synchronous reset drives state to IDLE and clears counter. Counter increments each cycle in COUNTING state.



Source

```
always_ff @(posedge clk) begin : p_state_reg
    if (rst) begin
        state <= IDLE;
        count <= '0;
    end else begin
        state <= next_state;
        if (state == COUNTING)
            count <= count + 1'b1;
        else
            count <= '0;
    end
end
```


p_next_state

Source file: pwm_controller.sv
Source line: 85
Block type: always_comb
Sensitivity list: *

Description

p_next_state: Combinational next-state logic. FSM advances only when en is asserted. COUNTING state runs for a full 256-cycle period then moves to DONE. Transitions: .. code-block:: none

IDLE + en -> COUNTING COUNTING + count==255 -> DONE DONE -> IDLE



Source

```
always_comb begin : p_next_state
    next_state = state;
    case (state)
        IDLE:     if (en)              next_state = COUNTING;
        COUNTING: if (count == 8'hFF)  next_state = DONE;
        DONE:                          next_state = IDLE;
        default:                       next_state = IDLE;
    endcase
end
```


p_outputs

Source file: pwm_controller.sv
Source line: 114
Block type: always_comb
Sensitivity list: *

Description

p_outputs: Combinational Moore output decode. PWM output is high when counter is below duty_i threshold. period_done pulses for exactly one cycle when state is DONE. Output truth table: .. code-block:: none

> IDLE -> pwm_o=0 period_done=0 COUNTING -> pwm_o=(count < duty_i) period_done=0 DONE -> pwm_o=0 period_done=1



Source

```
always_comb begin : p_outputs
    pwm_o       = 1'b0;
    period_done = 1'b0;
    case (state)
        IDLE:     begin pwm_o = 1'b0;           period_done = 1'b0; end
        COUNTING: begin pwm_o = (count < duty_i); period_done = 1'b0; end
        DONE:     begin pwm_o = 1'b0;           period_done = 1'b1; end
        default:  begin pwm_o = 1'b0;           period_done = 1'b0; end
    endcase
end
```

Summary

Block	Type	Sensitivity	Source Line	WaveDrom
p_state_reg	`always_ff`	`posedge clk`	53	✓
p_next_state	`always_comb`	*	85	✓
p_outputs	`always_comb`	*	114	✓

2.7.3.6 pwm_controller — Clock Domain Analysis

Auto-extracted from `pwm_controller.sv`.

Note

No clock domain crossings detected. All clocked logic uses a single clock domain (`clk`).

Clock Domain

Clock	Clocked Processes
`clk`	`p_state_reg`

2.7.3.7 pwm_controller — Reset Domain Analysis

Auto-extracted from `pwm_controller.sv`.

Note

All clocked processes use a single reset domain (`rst`, sync). No reset domain crossings detected.

Reset Domain

Process	Clock	Reset	Style
`p_state_reg`	`clk`	`rst`	Sync

2.7.4 traffic_light

2.7.4.1 traffic_light — Entity

Source file: `src/traffic_light.vhd`.

ENTITY **`traffic_light`** IS

Traffic light controller.

Implements a standard UK traffic light sequencer with four states: RED, RED_AMBER, GREEN, and AMBER. The FSM advances on each rising clock edge when timer_exp is asserted.

State sequence: RED -> RED_AMBER -> GREEN -> AMBER -> RED. **`Generics`**

Generic	Type	Default	Description
CLK_FREQ_HZ	natural	50_000_000	System clock frequency in Hz. Used to derive phase timer counts.
PHASE_MS	natural	5_000	Duration of the RED and GREEN phases in milliseconds.
TRANS_MS	natural	2_000	Duration of the RED_AMBER and AMBER transition phases in milliseconds.

Ports

Port	Type	Mode	Description
clk	std_logic	in	System clock, rising-edge triggered.
rst	std_logic	in	Synchronous active-high reset. Returns FSM to RED state.
timer_exp	std_logic	in	Phase timer expiry pulse. Must be high for exactly one cycle.
por_n	std_logic	in	Async active-low power-on reset for the phase watchdog counter. Separate from rst so the counter clears at power-on regardless of when the system reset deasserts.
red_out	std_logic	out	Red lamp drive. Asserted in RED and RED_AMBER states.
amber_out	std_logic	out	Amber lamp drive. Asserted in RED_AMBER and AMBER states.
green_out	std_logic	out	Green lamp drive. Asserted in GREEN state only.

Annotated Source

Listing 5: src/traffic_light.vhd

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  -- Traffic light controller.
6  --
7  -- Implements a standard UK traffic light sequencer with four states:
8  -- RED, RED_AMBER, GREEN, and AMBER. The FSM advances on each rising
9  -- clock edge when timer_exp is asserted.
10 --
11 -- State sequence: RED -> RED_AMBER -> GREEN -> AMBER -> RED.
12 entity traffic_light is
13     generic (
14         -- System clock frequency in Hz. Used to derive phase timer counts.
15         CLK_FREQ_HZ  : natural := 50_000_000;
16         -- Duration of the RED and GREEN phases in milliseconds.
17         PHASE_MS     : natural := 5_000;
18         -- Duration of the RED_AMBER and AMBER transition phases in milliseconds.
19         TRANS_MS     : natural := 2_000
20     );
21     port (
22         -- System clock, rising-edge triggered.
23         clk       : in  std_logic;
24         -- Synchronous active-high reset. Returns FSM to RED state.
25         rst       : in  std_logic;
```

(continues on next page)

(continued from previous page)

```
        -- Phase timer expiry pulse. Must be high for exactly one cycle.
        timer_exp : in  std_logic;
        -- Async active-low power-on reset for the phase watchdog counter.
        -- Separate from rst so the counter clears at power-on regardless of
        -- when the system reset deasserts.
        por_n     : in  std_logic;
        -- Red lamp drive. Asserted in RED and RED_AMBER states.
        red_out   : out std_logic;
        -- Amber lamp drive. Asserted in RED_AMBER and AMBER states.
        amber_out : out std_logic;
        -- Green lamp drive. Asserted in GREEN state only.
        green_out : out std_logic
    );
end entity traffic_light;

-- RTL implementation using a 3-process Moore FSM style.
architecture rtl of traffic_light is

    -- FSM state type encoding all four traffic light phases.
    type t_state is (
        -- Red light only. Vehicles must remain stopped.
        RED,
        -- Red and amber simultaneously. Vehicles prepare to move.
        RED_AMBER,
        -- Green light. Vehicles may proceed.
        GREEN,
        -- Amber light only. Vehicles prepare to stop.
        AMBER
    );

    -- Current state register, initialised to RED at power-on.
    signal state      : t_state := RED;
    -- Next state combinational signal, feeds state register.
    signal next_state : t_state;

    -- Phase watchdog counter. Counts clock cycles spent in the current state.
    -- Cleared by por_n (async) or whenever the FSM transitions to RED.
    signal phase_cnt  : std_logic_vector(15 downto 0);

begin

    -- p_state_reg: Clocked state register.
    --
    -- Captures next_state on each rising edge of clk.
    -- When rst is asserted the state returns to RED synchronously,
    -- regardless of timer_exp or next_state.
    --
    -- .. wavedrom::
    --
    --    { "signal": [
    --      { "name": "clk",   "wave": "P......." },
    --      { "name": "rst",   "wave": "1.0....." },
```

(continues on next page)

(continued from previous page)

```
78      --      { "name": "state", "wave": "=.=.....", "data": ["(any)","RED"] },
79      --      { "name": "red",   "wave": "x.1....." }
80      --    ]}
81      p_state_reg : process(clk)
82      begin
83          if rising_edge(clk) then
84              if rst = '1' then
85                  state <= RED;
86              else
87                  state <= next_state;
88              end if;
89          end if;
90      end process p_state_reg;
91
92      -- p_next_state: Combinational next-state logic.
93      --
94      -- Evaluates the FSM transition function. Default assignment
95      -- next_state <= state implements hold when timer_exp is low.
96      -- All four transitions are guarded solely by timer_exp = 1.
97      --
98      -- Transitions:
99      --   RED       + timer_exp -> RED_AMBER
100     --   RED_AMBER + timer_exp -> GREEN
101     --   GREEN     + timer_exp -> AMBER
102     --   AMBER     + timer_exp -> RED
103     --
104     -- .. wavedrom::
105     --
106     --    { "signal": [
107     --      { "name": "clk",       "wave": "P........." },
108     --      { "name": "timer_exp", "wave": "0.1.1.1.1." },
109     --      { "name": "state",     "wave": "=.=.=.=.=.",
110     --        "data": ["RED","RED_AMB","GREEN","AMBER","RED"] },
111     --      { "name": "red_out",   "wave": "1.1.0.0.1." },
112     --      { "name": "amber_out", "wave": "0.1.0.1.0." },
113     --      { "name": "green_out", "wave": "0.0.1.0.0." }
114     --    ]}
115     p_next_state : process(state, timer_exp)
116     begin
117         next_state <= state;
118
119         case state is
120             when RED =>
121                 if timer_exp = '1' then
122                     next_state <= RED_AMBER;
123                 end if;
124
125             when RED_AMBER =>
126                 if timer_exp = '1' then
127                     next_state <= GREEN;
128                 end if;
129
```

(continues on next page)

(continued from previous page)

```
            when GREEN =>
                if timer_exp = '1' then
                    next_state <= AMBER;
                end if;

            when AMBER =>
                if timer_exp = '1' then
                    next_state <= RED;
                end if;
        end case;
    end process p_next_state;

    -- p_outputs: Combinational Moore output decode.
    --
    -- Drives lamp outputs based solely on current state.
    -- All outputs default to 0 before the case statement to
    -- prevent latches during synthesis.
    --
    -- Output truth table:
    --   RED       -> red=1 amber=0 green=0
    --   RED_AMBER -> red=1 amber=1 green=0
    --   GREEN     -> red=0 amber=0 green=1
    --   AMBER     -> red=0 amber=1 green=0
    --
    -- .. wavedrom::
    --
    --    { "signal": [
    --      { "name": "state",     "wave": "=.=.=.=.",
    --        "data": ["RED","RED_AMB","GREEN","AMBER"] },
    --      { "name": "red_out",   "wave": "1.1.0.0." },
    --      { "name": "amber_out", "wave": "0.1.0.1." },
    --      { "name": "green_out", "wave": "0.0.1.0." }
    --    ]}
    p_outputs : process(state)
    begin
        red_out   <= '0';
        amber_out <= '0';
        green_out <= '0';

        case state is
            -- define red
            when RED       => red_out <= '1';
            when RED_AMBER => red_out <= '1'; amber_out <= '1';
            when GREEN     => green_out <= '1';
            when AMBER     => amber_out <= '1';
        end case;
    end process p_outputs;

    -- p_watchdog: Phase watchdog counter.
    --
    -- Increments each clock cycle to track how long the FSM has been in the
    -- current phase. Resets to zero whenever the FSM returns to RED.
```


(continues on next page)

(continued from previous page)

```
182     --
183     -- Uses por_n (async active-low) rather than rst so the counter is
184     -- guaranteed zero at power-on before rst has been asserted by the system.
185     -- This creates a deliberate reset domain crossing: state is driven under
186     -- rst (synchronous) but read here under por_n (asynchronous).
187     p_watchdog : process(clk, por_n) is
188     begin
189         if por_n = '0' then
190             phase_cnt <= (others => '0');
191         elsif rising_edge(clk) then
192             if state = RED then
193                 phase_cnt <= (others => '0');
194             else
195                 phase_cnt <= std_logic_vector(unsigned(phase_cnt) + 1);
196             end if;
197         end if;
198     end process p_watchdog;
199
200 end architecture rtl;
```

2.7.4.2 traffic_light — Block Diagram

Auto-extracted from `traffic_light.vhd`.



Ports

Port	Direction	Type	Description
clk	in	std_logic	System clock, rising-edge triggered.
rst	in	std_logic	Synchronous active-high reset. Returns FSM to RED state.
timer_exp	in	std_logic	Phase timer expiry pulse. Must be high for exactly one cycle.
por_n	in	std_logic	when the system reset deasserts.
red_out	out	std_logic	Red lamp drive. Asserted in RED and RED_AMBER states.
amber_out	out	std_logic	Amber lamp drive. Asserted in RED_AMBER and AMBER states.
green_out	out	std_logic	Green lamp drive. Asserted in GREEN state only.

Generics


Name	Type	Default	Description
CLK_FREQ_HZ	natural	50_000_000	System clock frequency in Hz. Used to derive phase timer counts.
PHASE_MS	natural	5_000	Duration of the RED and GREEN phases in milliseconds.
TRANS_MS	natural	2_000	Duration of the RED_AMBER and AMBER transition phases in milliseconds.

Signals

Signal	Type	Description
state	t_state	Current state register, initialised to RED at power-on.
next_state	t_state	Next state combinational signal, feeds state register.
phase_cnt	std_logic_vector(15 downto 0)	Cleared by por_n (async) or whenever the FSM transitions to RED.

RTL Detail


Gate-level netlist generated by `yosys` and rendered with `netlistsvg`.


red_out
green_out
amber_out
$reduce_and
$ne
$reduce_or
timer_exp
00
01
10
11
$adffe
CLK
D
EN
SRST
clk
rst
por_n

2.7.4.3 traffic_light State Machine

Auto-extracted from `traffic_light.vhd`.

State Transition Diagram



State Output Table

State	red_out	amber_out	green_out
RED	1	0	0
RED_AMBER	1	1	0
GREEN	0	0	1
AMBER	0	1	0


Transitions

From	To	Condition
RED	RED_AMBER	timer_exp = '1'
RED_AMBER	GREEN	timer_exp = '1'
GREEN	AMBER	timer_exp = '1'
AMBER	RED	timer_exp = '1'


2.7.4.4 traffic_light — Timing Diagrams

All timing diagrams extracted from `traffic_light.vhd`. Diagrams are sourced from `.. wavedrom::` blocks in the VHDL source comments above each process.


P Next State



P Outputs



P State Reg



2.7.4.5 Processes


Auto-extracted from `traffic_light.vhd`.

p_state_reg

Source file: `traffic_light.vhd`
Source line: 81
Block type: `process`
Sensitivity list: `clk`

Description

p_state_reg: Clocked state register. Captures next_state on each rising edge of clk. When rst is asserted the state returns to RED synchronously, regardless of timer_exp or next_state.



Source

```
p_state_reg : process(clk)
begin
    if rising_edge(clk) then
        if rst = '1' then
            state <= RED;
        else
            state <= next_state;
        end if;
    end if;
end process p_state_reg;
```


p_next_state

Source file: traffic_light.vhd
Source line: 115
Block type: process
Sensitivity list: state, timer_exp

Description

p_next_state: Combinational next-state logic. Evaluates the FSM transition function. Default assignment next_state <= state implements hold when timer_exp is low. All four transitions are guarded solely by timer_exp = 1. Transitions: .. code-block:: none

RED + timer_exp -> RED_AMBER RED_AMBER + timer_exp -> GREEN GREEN + timer_exp -> AMBER AMBER + timer_exp -> RED



Signal Assignments

State	next_state
RED	RED_AMBER
RED_AMBER	GREEN
GREEN	AMBER
AMBER	RED

Source

```
p_next_state : process(state, timer_exp)
begin
    next_state <= state;

    case state is
        when RED =>
            if timer_exp = '1' then
                next_state <= RED_AMBER;
            end if;

        when RED_AMBER =>
            if timer_exp = '1' then
                next_state <= GREEN;
            end if;

        when GREEN =>
            if timer_exp = '1' then
                next_state <= AMBER;
            end if;

        when AMBER =>
            if timer_exp = '1' then
                next_state <= RED;
            end if;
    end case;
end process p_next_state;
```


p_outputs

Source file: traffic_light.vhd
Source line: 163
Block type: process
Sensitivity list: state

Description

p_outputs: Combinational Moore output decode. Drives lamp outputs based solely on current state. All outputs default to 0 before the case statement to prevent latches during synthesis. Output truth table: .. code-block:: none

RED -> red=1 amber=0 green=0 RED_AMBER -> red=1 amber=1 green=0 GREEN -> red=0 amber=0 green=1 AMBER -> red=0 amber=1 green=0



Source

```
p_outputs : process(state)
begin
    red_out   <= '0';
    amber_out <= '0';
    green_out <= '0';

    case state is
        -- define red
        when RED       => red_out <= '1';
        when RED_AMBER => red_out <= '1'; amber_out <= '1';
        when GREEN     => green_out <= '1';
        when AMBER     => amber_out <= '1';
    end case;
end process p_outputs;
```

p_watchdog

Source file: traffic_light.vhd
Source line: 187
Block type: process
Sensitivity list: clk, por_n

Description

p_watchdog: Phase watchdog counter. Increments each clock cycle to track how long the FSM has been in the current phase. Resets to zero whenever the FSM returns to RED. Uses por_n (async active-low) rather than rst so the counter is guaranteed zero at power-on before rst has been asserted by the system. This creates a deliberate reset domain crossing: state is driven under rst (synchronous) but read here under por_n (asynchronous).

Source

```
p_watchdog : process(clk, por_n) is
begin
    if por_n = '0' then
        phase_cnt <= (others => '0');
    elsif rising_edge(clk) then
        if state = RED then
            phase_cnt <= (others => '0');
        else
            phase_cnt <= std_logic_vector(unsigned(phase_cnt) + 1);
```

(continues on next page)

(continued from previous page)

```
        end if;
    end if;
end process p_watchdog;
```

Summary

Block	Type	Sensitivity	Source Line	WaveDrom
p_state_reg	process	clk	81	✓
p_next_state	process	state, timer_exp	115	✓
p_outputs	process	state	163	✓
p_watchdog	process	clk, por_n	187	—

2.7.4.6 traffic_light — Clock Domain Analysis

Auto-extracted from `traffic_light.vhd`.

Note


No clock domain crossings detected. All clocked logic uses a single clock domain (`clk`).

Clock Domain

Clock	Clocked Processes
clk	p_state_reg, p_watchdog

2.7.4.7 traffic_light — Reset Domain Analysis

Auto-extracted from `traffic_light.vhd`.



Reset Domains

Process	Clock	Reset	Style
p_watchdog	clk	por_n	Async
p_state_reg	clk	rst	Sync

Warning

The following signals cross between different reset domains. Logic driven under one reset may not be in a consistent state when the other reset releases.

Signal Crossings

Signal	Source Reset	Destination Reset
state	rst	por_n

Chapter 3

Register Maps

Chapter 4

Indices

- genindex
- search