
wr_full
0x1
$adff
ARST
CLK
D
Q
1:4
0:3
4
$memwr_v2
ADDR
DATA
EN
wr_en
wr_data
0
1
2
3
4
5
6
7
8
9
10
11
wr_rst_n
wr_clk
0:2
3:4
rd_empty
rd_en
rd_rst_n
rd_clk
1
0
rd_data
SRST