



GETTING STARTED

- Open your terminal and go to your FPGA_Intro_Workshop folder
- Source the setup_FPGA_modules.sh
 script
- This loads the FPGA related modules we need to access the software / do compilation etc.




GETTING STARTED

Once it's done, just type "vitis_hls&" into your terminal




GETTING STARTED

- A new window will open that looks like this
- Click "Create Project"




PROJECT CREATION

- Add a project name. We'll be working on a v_add (vector addition) kernel, so something like v_add_hls
- Select a location for your project to be created: for your first example, choose the vitis_hls_example folder!




ADDING DESIGN FILES

- First click on Add Files...
- Go into the v_add subfolder of vitis_hls_example and add v_add_kernel.cpp
- Then go to the Top Function section and click Browse...
- Select v_add_kernel (our entry point function for the kernel)




ADDING TEST BENCH

- The test bench is a simple program
 with a main() which calls the kernel
 like a normal C function to test its
 functionality
- Returns 0 for success, other for fail
- Click Add Files... and addv_add_test.cpp




SETTING TARGETS

First got to Part Selection -




SETTING TARGETS

- First got to Part Selection
- Click on Boards
- Then scroll down to find the Alveo U280




SETTING TARGETS

- First got to Part Selection
- Click on Boards
- Then scroll down to find the Alveo U280
- Then go to Flow Target and select Vitis Kernel Flow
 Target
- Then click Finish!



FLOW NAVIGATOR


- In the bottom left you'll see the Flow Navigator
- Lets you do:
 - C Simulation
 - C Synthesis
 - C/RTL Cosimulation
 - (We won't look at Implementation)
- Run each of these in turn by clicking on the arrows
- See HLS notes for more on what these each do




C SIMULATION

- For now you can just click ahead with the defaults (everything unchecked)
- You'll see a summary declaring your testbench passed with no errors
- C simulation runs your C code and checks that the return is 0 and that the program doesn't crash!
- Basic level of testing


- It should already say Alveo U280 and Vitis Kernel Flow from your project set up, but if it does not then select it here
- Details of the synthesis will appear in the console, but don't worry too much about that until you're familiar with the kinds of things that HLS does






- Performance & Resource Estimates is the most important part for our purposes!
- Latency (cycles) gives number of clock cycles to execute your kernel
- For the loop at the bottom, note the Iteration Latency (time for a single loop iteration) and the Interval (time between one iteration starting and the next starting).
- Interval of 1 means we start a new iteration every clock cycle, so our loop iterations are overlapping in parallel!

 Open the schedule viewer by right clicking on your top level function, or by selecting it in the "Solution" menu at the top



C SYNTHESIS Time in clock cycles Length of operations Operation\Control Step OUT_read(read) B_read(read) A_read(read) trunc_ln8(partselect) trunc_ln8_1(partselect) trunc_ln8_2(partselect) sext_ln8(sext) memblock1_addr(getelementptr) empty(readreq) sext_ln8_1(sext) memblock2_addr(getelementptr) empty_23(readreq) sext_ln8_2(sext) memblock1_addr_1(getelementptr) empty_24(writereq) v_add_kernel_Pipeline_VITIS_LOOP_8_1(fu empty_25(writeresp)


- Don't worry about all these operations: many are low level hardware things that are out of our control at such a high level approach
- Focus on operations that take a long time or are recognisable
- These big operations are read requests: be careful with read/write to global memory!




Pipelined loops are collapsed in top level view

 Click on the loop in the left hand box, "Module Hierarchy" to bring up the schedule for what happens
 inside the loop







- Expand the loop by clicking on VITIS_LOOP_8_1
- The blue bar shows the length of the loop
- P The darker divisions in the bar show the start of each new iteration of a loop
- Because the Initiation Interval is 1, there is a new iteration every clock cycle



- Expand the loop by clicking on VITIS_LOOP_8_1
- The blue bar shows the length of the loop
- Fig. The darker divisions in the bar show the start of each new iteration of a loop
- Because the Initiation Interval is 1, there is a new iteration every clock cycle



- Scroll down to find the read, write, and add operations.
- Double addition here takes three cycles
- Fight click and select Goto Source to bring up the C source code for that operation#
- Arrows in and out of operation show dependencies



- Scroll down to find the read, write, and add operations.
- Double addition here takes three cycles
- ullet Right click and select Goto Source to bring up the C source code for that operation#
- Arrows in and out of operation show dependencies

- You can also right click on an item in the Performance and Resource Estimates and click on "Open Synthesis Details Report"
- This gives you similar information about usage, but also tells you the total you have available to you, and the amount available in this SLR (super logic region)
- Can see your resource utilisation as a percentage of your available resources

Utilization Estimates

Summary

Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	4	-
FIFO	-	-	-	-	-
Instance	16	3	2602	2984	0
Memory	-	-	-	-	-
Multiplexer	-	-	-	1203	-
Register	-	-	326	-	-
Total	16	3	2928	4191	0
Available	4032	9024	2607360	1303680	960
Available SLR	1344	3008	869120	434560	320
Utilization (%)	~0	~0	~0	~0	0
Utilization SLR (%)	1	~0	~0	~0	0

C / RTL COSIMULATION

- You can just take the defaults here again
- Runs your test-bench again
- Hardware emulation takes a while don't use large problem sizes
- Should tell you everything has passed!
- If not, you can use return codes or hls::print
 statements to explore problems
- Gives updated latency estimates (see Vitis Tutorials for more info on writing good test benches)

